SCALING FOR DIE-LAST ADVANCED IC PACKAGING

Embodiments of the present disclosure relate to a system, a software application, and methods of digital lithography for semiconductor packaging. The method includes comparing positions of vias and via locations, generating position data based on the comparing the positions of vias and the via locat...

Full description

Saved in:
Bibliographic Details
Main Authors KANG, Chung-Shin, CHEN, Jang Fung, SHEN, Wei-Ning, LAIDIG, Thomas L, TSAI, Chi-Ming
Format Patent
LanguageEnglish
Published 18.04.2024
Subjects
APPARATUS SPECIALLY ADAPTED THEREFOR
CINEMATOGRAPHY
ELECTROGRAPHY
HOLOGRAPHY
MATERIALS THEREFOR
ORIGINALS THEREFOR
PHOTOGRAPHY
PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES,e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTORDEVICES
PHYSICS
Online AccessGet full text

Cover

Abstract Embodiments of the present disclosure relate to a system, a software application, and methods of digital lithography for semiconductor packaging. The method includes comparing positions of vias and via locations, generating position data based on the comparing the positions of vias and the via locations, providing the position data of the vias to a digital lithography device, updating a redistributed metal layer (RDL) mask pattern according to the position data such that RDL locations correspond to the positions of the vias, and projecting the RDL mask pattern with the digital lithography device.
AbstractList Embodiments of the present disclosure relate to a system, a software application, and methods of digital lithography for semiconductor packaging. The method includes comparing positions of vias and via locations, generating position data based on the comparing the positions of vias and the via locations, providing the position data of the vias to a digital lithography device, updating a redistributed metal layer (RDL) mask pattern according to the position data such that RDL locations correspond to the positions of the vias, and projecting the RDL mask pattern with the digital lithography device.
Author LAIDIG, Thomas L
TSAI, Chi-Ming
CHEN, Jang Fung
KANG, Chung-Shin
SHEN, Wei-Ning
Author_xml – fullname: KANG, Chung-Shin
– fullname: CHEN, Jang Fung
– fullname: SHEN, Wei-Ning
– fullname: LAIDIG, Thomas L
– fullname: TSAI, Chi-Ming
BookMark eNrjYmDJy89L5WTQCnZ29PH0c1dw8w9ScPF01fVxDA5RcHQJc_RzdnVR8HRWCHB09nZ0ByrhYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkYmhkZmhhYGjobGxKkCAJfrJrk
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US2024126180A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2024126180A13
IEDL.DBID EVB
IngestDate Fri Jul 19 12:50:15 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2024126180A13
Notes Application Number: US202318484016
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240418&DB=EPODOC&CC=US&NR=2024126180A1
ParticipantIDs epo_espacenet_US2024126180A1
PublicationCentury 2000
PublicationDate 20240418
PublicationDateYYYYMMDD 2024-04-18
PublicationDate_xml – month: 04
  year: 2024
  text: 20240418
  day: 18
PublicationDecade 2020
PublicationYear 2024
RelatedCompanies Applied Materials, Inc
RelatedCompanies_xml – name: Applied Materials, Inc
Score 3.529111
Snippet Embodiments of the present disclosure relate to a system, a software application, and methods of digital lithography for semiconductor packaging. The method...
SourceID epo
SourceType Open Access Repository
SubjectTerms APPARATUS SPECIALLY ADAPTED THEREFOR
CINEMATOGRAPHY
ELECTROGRAPHY
HOLOGRAPHY
MATERIALS THEREFOR
ORIGINALS THEREFOR
PHOTOGRAPHY
PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES,e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTORDEVICES
PHYSICS
Title SCALING FOR DIE-LAST ADVANCED IC PACKAGING
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240418&DB=EPODOC&locale=&CC=US&NR=2024126180A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT4NAEJ409XlT1PiohkTDwYRYCgV6IIYu0FZbSgRMbw2PJTExtBGMf9_ZDdWeettXZh_Zb2dmd2YW4CGjBR10076spYgmFKkT2RxQ3MsqSrO0yJMsZb7DM18fx9rLor9owefGF4bHCf3hwRERURnivebn9fr_EsvhtpXVU_qBRatnL7IcqdGOkT1pCGdnaLnB3JkTiRArDiX_jdcpqC2YXRt1pT0UpA1mAOa-D5lfynqbqXgnsB8gvbI-hRYtBTgim7_XBDicNU_eAhxwG82swsIGh9UZPIbEnk78kYg6nIgSnTy1w0hEFsO-mnHECREDm7zaI2xyDveeG5GxjN0v_2a7jMPtsaoX0C5XJb0EEZGipGZW9FSqawyLuY6JzDBzVTeKRL-Czi5K17urb-CYZdlDiWJ2oF1_fdNb5Ld1eseX6RczlH3x
link.rule.ids 230,309,783,888,25578,76884
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_G_JhvWhU_phaUPQjF1XZd91CkS7sP91VsK3srTZaCIN1wFf99L6HTPe0t3IXLB_nl7pLcBeCB8Yx3mrSlmRTRhCZ1qtkdjmvZQGuWZ4uUURE7PJlag9h8nbfmFfjcxMLIPKE_MjkiIooh3gu5X6_-D7E8-bZy_UQ_kLR86UWO1yi9Y1RPJsLZ6zp-MPNmpEGIE4eN6Zvk6egt2E0XfaU9NLJtkWnff--KuJTVtlLpHcN-gPLy4gQqPFegRjZ_rylwOCmvvBU4kG802RqJJQ7Xp_AYEnc8nPZV9OFUtOi0sRtGKqoY8dWMpw6JGrhk5Paxyhnc9_yIDDRsPvkbbRKH2301zqGaL3N-ASoiRac2y54NbpkCiwsLC6xtLwyrnaXWJdR3Sbrazb6D2iCajBPs_OgajgRLXJrodh2qxdc3v0HdW9BbOWW_Qz6A4Q
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SCALING+FOR+DIE-LAST+ADVANCED+IC+PACKAGING&rft.inventor=KANG%2C+Chung-Shin&rft.inventor=CHEN%2C+Jang+Fung&rft.inventor=SHEN%2C+Wei-Ning&rft.inventor=LAIDIG%2C+Thomas+L&rft.inventor=TSAI%2C+Chi-Ming&rft.date=2024-04-18&rft.externalDBID=A1&rft.externalDocID=US2024126180A1