COMPUTATIONAL MEMORY

An example device includes a plurality of computational memory banks. Each computational memory bank of the plurality of computational memory banks includes an array of memory units and a plurality of processing elements connected to the array of memory units. The device further includes a plurality...

Full description

Saved in:
Bibliographic Details
Main Authors WIEBE, Darrick John, SNELGROVE, William Martin
Format Patent
LanguageEnglish
Published 21.12.2023
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:An example device includes a plurality of computational memory banks. Each computational memory bank of the plurality of computational memory banks includes an array of memory units and a plurality of processing elements connected to the array of memory units. The device further includes a plurality of single instruction, multiple data (SIMD) controllers. Each SIMD controller of the plurality of SIMD controllers is contained within at least one computational memory bank of the plurality of computational memory banks. Each SIMD controller is to provide instructions to the at least one computational memory bank.
Bibliography:Application Number: US202318227092