COVERED CAVITY FOR A PHOTONIC INTEGRATED CIRCUIT (PIC)
Covered cavity structure for Photonic integrated circuits (PICs) that include a micro-ring resonator (MRR) with a heater. Air cavities are etched or otherwise thinned into an overlaying oxide layer, a buried oxide layer, or an underlying silicon layer. Variations in size, shape, and location of the...
Saved in:
Main Authors | , , , , |
---|---|
Format | Patent |
Language | English |
Published |
26.10.2023
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | Covered cavity structure for Photonic integrated circuits (PICs) that include a micro-ring resonator (MRR) with a heater. Air cavities are etched or otherwise thinned into an overlaying oxide layer, a buried oxide layer, or an underlying silicon layer. Variations in size, shape, and location of the covered air cavity associated with an MRR provide customizable options for thermal management. A thin film across an upper surface covers the air cavity, providing a barrier to underfill in the air cavity and preventing interference of underfill with performance of silicon waveguides. When arrayed into a plurality of MRRs, the thin film can cover the plurality of MRRs. |
---|---|
Bibliography: | Application Number: US202217725090 |