MULTI-VARIATE STRIDED READ OPERATIONS FOR ACCESSING MATRIX OPERANDS

In one embodiment, a matrix processor comprises a memory to store a matrix operand and a strided read sequence, wherein: the matrix operand is stored out of order in the memory; and the strided read sequence comprises a sequence of read operations to read the matrix operand in a correct order from t...

Full description

Saved in:
Bibliographic Details
Main Authors Werner, Tony L, Rotzin, Michael, DelChiaro, Jeff, Ye, Anne Q, Garegrat, Nitin N, Sajjanar, Ujwal Basavaraj, Rhoades, Robert T
Format Patent
LanguageEnglish
Published 19.10.2023
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:In one embodiment, a matrix processor comprises a memory to store a matrix operand and a strided read sequence, wherein: the matrix operand is stored out of order in the memory; and the strided read sequence comprises a sequence of read operations to read the matrix operand in a correct order from the memory. The matrix processor further comprises circuitry to: receive a first instruction to be executed by the matrix processor, wherein the first instruction is to instruct the matrix processor to perform a first operation on the matrix operand; read the matrix operand from the memory based on the strided read sequence; and execute the first instruction by performing the first operation on the matrix operand.
Bibliography:Application Number: US202318199771