MEMORY CELL OF CHARGE-TRAPPING NON-VOLATILE MEMORY
A memory cell of a charge-trapping non-volatile memory includes a semiconductor substrate, a well region, a first doped region, a second doped region, a gate structure, a protecting layer, a charge trapping layer, a dielectric layer, a first conducting line and a second conducting line. The first do...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
22.06.2023
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A memory cell of a charge-trapping non-volatile memory includes a semiconductor substrate, a well region, a first doped region, a second doped region, a gate structure, a protecting layer, a charge trapping layer, a dielectric layer, a first conducting line and a second conducting line. The first doped region and the second doped region are formed under a surface of the well region. The gate structure is formed over the surface of the well region. The protecting layer formed on the surface of the well region. The charge trapping layer covers the surface of the well region, the gate structure and the protecting layer. The dielectric layer covers the charge trapping layer. The first conducting line is connected with the first doped region. The second conducting line is connected with the second doped region. |
---|---|
Bibliography: | Application Number: US202218079081 |