STORAGE DEVICES AND METHODS OF OPERATING STORAGE DEVICES

A storage device includes a nonvolatile memory device and a memory controller to control the nonvolatile memory device. The nonvolatile memory device includes a memory cell array. The memory cell array includes a normal cell region, a parity cell region and a redundancy cell region. First bit-lines...

Full description

Saved in:
Bibliographic Details
Main Authors PARK, Sehwan, JOE, Sungmin, SEO, Youngdeok, KIM, Jinyoung, JANG, Joonsuc, SHIN, Dongmin
Format Patent
LanguageEnglish
Published 20.04.2023
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A storage device includes a nonvolatile memory device and a memory controller to control the nonvolatile memory device. The nonvolatile memory device includes a memory cell array. The memory cell array includes a normal cell region, a parity cell region and a redundancy cell region. First bit-lines are connected to the normal cell region and the parity cell region and second bit-lines are connected to the redundancy cell region. The memory controller includes an error correction code (ECC) engine to generate parity data. The memory controller stores user data in the normal cell region, controls the nonvolatile memory device to perform a column repair on first defective bit-lines among the first bit-lines, assigns additional column addresses to the first defective bit-lines and the second bit-lines and stores at least a portion of the parity data in a region corresponding to the additionally assigned column addresses.
Bibliography:Application Number: US202218068337