REFINEMENT OF AN INTEGRATED CIRCUIT DESIGN

A processor receives an expression of design refinement intent with regard to an entity forming a part of a modular circuit design. The entity is defined by a hardware description language (HDL) file, and the expression of design refinement intent identifies an intent region within an implementation...

Full description

Saved in:
Bibliographic Details
Main Authors Roesner, Wolfgang, Williams, Derek E, El-Zein, Ali S, Paruthi, Viresh, Shuma, Stephen Gerard, Shadowen, Robert James, Wood, Michael Hemsley, Kanzelman, Robert Lowell, Bobok, Gabor, Shum, Chung-Lung K
Format Patent
LanguageEnglish
Published 09.03.2023
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

Abstract A processor receives an expression of design refinement intent with regard to an entity forming a part of a modular circuit design. The entity is defined by a hardware description language (HDL) file, and the expression of design refinement intent identifies an intent region within an implementation of the entity and specifies replacement logic for the region. Based on the expression of design refinement intent, the processor automatically modifies the HDL file by replacing logic within the intent region with the replacement logic. The processor then performs logical synthesis to generate a gate list representation of the modular circuit design as modified.
AbstractList A processor receives an expression of design refinement intent with regard to an entity forming a part of a modular circuit design. The entity is defined by a hardware description language (HDL) file, and the expression of design refinement intent identifies an intent region within an implementation of the entity and specifies replacement logic for the region. Based on the expression of design refinement intent, the processor automatically modifies the HDL file by replacing logic within the intent region with the replacement logic. The processor then performs logical synthesis to generate a gate list representation of the modular circuit design as modified.
Author Williams, Derek E
Shuma, Stephen Gerard
Kanzelman, Robert Lowell
Paruthi, Viresh
Wood, Michael Hemsley
Bobok, Gabor
El-Zein, Ali S
Shum, Chung-Lung K
Roesner, Wolfgang
Shadowen, Robert James
Author_xml – fullname: Roesner, Wolfgang
– fullname: Williams, Derek E
– fullname: El-Zein, Ali S
– fullname: Paruthi, Viresh
– fullname: Shuma, Stephen Gerard
– fullname: Shadowen, Robert James
– fullname: Wood, Michael Hemsley
– fullname: Kanzelman, Robert Lowell
– fullname: Bobok, Gabor
– fullname: Shum, Chung-Lung K
BookMark eNrjYmDJy89L5WTQCnJ18_Rz9XX1C1Hwd1Nw9FPw9AtxdQ9yDHF1UXD2DHIO9QxRcHEN9nT342FgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGxgbmRubGpo6GxsSpAgDDsycm
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US2023072735A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2023072735A13
IEDL.DBID EVB
IngestDate Fri Jul 19 12:55:23 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2023072735A13
Notes Application Number: US202117468340
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230309&DB=EPODOC&CC=US&NR=2023072735A1
ParticipantIDs epo_espacenet_US2023072735A1
PublicationCentury 2000
PublicationDate 20230309
PublicationDateYYYYMMDD 2023-03-09
PublicationDate_xml – month: 03
  year: 2023
  text: 20230309
  day: 09
PublicationDecade 2020
PublicationYear 2023
RelatedCompanies INTERNATIONAL BUSINESS MACHINES CORPORATION
RelatedCompanies_xml – name: INTERNATIONAL BUSINESS MACHINES CORPORATION
Score 3.450336
Snippet A processor receives an expression of design refinement intent with regard to an entity forming a part of a modular circuit design. The entity is defined by a...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Title REFINEMENT OF AN INTEGRATED CIRCUIT DESIGN
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230309&DB=EPODOC&locale=&CC=US&NR=2023072735A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5Kfd40KlWrBJQchGCapnkcgqSbpI3QpOQhvZUkTUCQtJiIf9_ZNdWeetzZZV8w883uznwL8IggaiAO5KKspZKo5HIq6mlOi5pSom0oSpXmO898dZoor4vRogMf21wYxhP6zcgRUaNy1PeG2evN_yWWzWIr6-fsHUXrFzc2baE9HaM_PZQMwR6bzjywAyIQYiaR4Ie_dRSrRxaelQ7QkdaoPjhvY5qXstkFFfcMDufYX9WcQ6eoODgh27_XODietU_eHByxGM28RmGrh_UFPIWO6_mMiJ8PXN7yeUptOwkttEM88UKSeDFvO5E38S_hwXViMhVx-OXfapdJtDvX4RV0q3VV9IDPUj0dqHqqyCvcx0zLKP0TbTdQS0WVVtfQ39fTzf7qWzilRRZeZfSh23x-FXeIt012z7bpB7vIfeM
link.rule.ids 230,309,783,888,25576,76882
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8JAEJ4QfOBNq8YHahNNDyaNPEoph8bAtqVVuiWlNdzItpTExBRia_z7zq6gnDjuzGZfycy3j5lvAR4QRHuIA6na6rKGqqUtphos5cWutkDfkC10nu_sU92NtZdpZ1qBj00ujOAJ_RbkiGhRKdp7Kfz16v8SyxKxlcVT8o6i5bMTmZayPh3jfrrd6CnWwLTHgRUQhRAznig0_NVxrO708ay0h5tsg_93YL8NeF7KahtUnGPYH2N7eXkClSyXoEY2f69JcOivn7wlOBAxmmmBwrUdFqfwGNqORwURvxw4cp_KnNp2GPbRD8nEC0nsRbJlT7whPYN7x46Iq2L3s7_ZzuLJ9ljb51DNl3l2AXLCDNbUDaa15riOSTfh9E-8XlNfaHpjfgn1XS1d7VbfQc2N_NFs5NHXazjiKhFq1atDtfz8ym4Qe8vkVizZD8rigNM
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=REFINEMENT+OF+AN+INTEGRATED+CIRCUIT+DESIGN&rft.inventor=Roesner%2C+Wolfgang&rft.inventor=Williams%2C+Derek+E&rft.inventor=El-Zein%2C+Ali+S&rft.inventor=Paruthi%2C+Viresh&rft.inventor=Shuma%2C+Stephen+Gerard&rft.inventor=Shadowen%2C+Robert+James&rft.inventor=Wood%2C+Michael+Hemsley&rft.inventor=Kanzelman%2C+Robert+Lowell&rft.inventor=Bobok%2C+Gabor&rft.inventor=Shum%2C+Chung-Lung+K&rft.date=2023-03-09&rft.externalDBID=A1&rft.externalDocID=US2023072735A1