TRANSISTOR STRUCTURE AND MANUFACTURING METHOD OF THE SAME
Present disclosure provides a transistor structure, including a substrate, a first gate extending along a longitudinal direction over the substrate, the first gate including a gate electrode, a second gate over the substrate and apart from the first gate, a source region of a first conductivity type...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
10.11.2022
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | Present disclosure provides a transistor structure, including a substrate, a first gate extending along a longitudinal direction over the substrate, the first gate including a gate electrode, a second gate over the substrate and apart from the first gate, a source region of a first conductivity type in the substrate, aligning to an edge in proximity to a side of the first gate. a P-type well surrounding the source region, a drain region of the first conductivity type in the substrate, an N-type well surrounding the drain region, the second gate is entirely within a vertical projection area of the N-type well and a bottom surface of the P-type well and a bottom surface of the N-type well are substantially at a same depth from the first gate. |
---|---|
AbstractList | Present disclosure provides a transistor structure, including a substrate, a first gate extending along a longitudinal direction over the substrate, the first gate including a gate electrode, a second gate over the substrate and apart from the first gate, a source region of a first conductivity type in the substrate, aligning to an edge in proximity to a side of the first gate. a P-type well surrounding the source region, a drain region of the first conductivity type in the substrate, an N-type well surrounding the drain region, the second gate is entirely within a vertical projection area of the N-type well and a bottom surface of the P-type well and a bottom surface of the N-type well are substantially at a same depth from the first gate. |
Author | LIN, TUNG-YANG CHOU, HSUEH-LIANG |
Author_xml | – fullname: LIN, TUNG-YANG – fullname: CHOU, HSUEH-LIANG |
BookMark | eNrjYmDJy89L5WSwDAly9Av2DA7xD1IIDgkKdQ4JDXJVcPRzUfB19At1cwTxPf3cFXxdQzz8XRT83RRCPFwVgh19XXkYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBkZGxqaW5qYGjoTFxqgBj4Cum |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | US2022359750A1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US2022359750A13 |
IEDL.DBID | EVB |
IngestDate | Fri Nov 01 05:48:57 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US2022359750A13 |
Notes | Application Number: US202217815233 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20221110&DB=EPODOC&CC=US&NR=2022359750A1 |
ParticipantIDs | epo_espacenet_US2022359750A1 |
PublicationCentury | 2000 |
PublicationDate | 20221110 |
PublicationDateYYYYMMDD | 2022-11-10 |
PublicationDate_xml | – month: 11 year: 2022 text: 20221110 day: 10 |
PublicationDecade | 2020 |
PublicationYear | 2022 |
RelatedCompanies | TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD |
RelatedCompanies_xml | – name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD |
Score | 3.429977 |
Snippet | Present disclosure provides a transistor structure, including a substrate, a first gate extending along a longitudinal direction over the substrate, the first... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | TRANSISTOR STRUCTURE AND MANUFACTURING METHOD OF THE SAME |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20221110&DB=EPODOC&locale=&CC=US&NR=2022359750A1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFPVNp-LHlIDSt2LX7z4U6fphJ7QdbSp7G_1IYSDdcBX_fZPQ6Z72lsvBcUn45e6SuwTg2SxLgy20WNdyIapaoYnUCFqiQoguWY2hFyarRo5iPczV94W2GMDnrhaGvxP6wx9HpIiqKN47vl9v_g-xPJ5buX0pV7Rr_Rpg2xP66Fim4cxEEryp7c8TL3EF17XzTIhTzlOo86xJDo2VjqgjbTA8-B9TVpey2TcqwTkcz6m8truAAWlHcOru_l4bwUnUX3nTZo--7SVYOHXibJbhJEUZTnOXpSwgJ_ZQ5MR54DB6Fr-hyMdh4qEkQDj0UeZE_hU8BT52Q5HqsPwb8jLP9hVWrmHYrltyA4golaYYUlU3RFFrUpimbpWqVMsT0lRyPbmF8SFJd4fZ93DGSJGnuY1h2H19kwdqdLvykc_VLzrkf_w |
link.rule.ids | 230,309,783,888,25576,76876 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFOebTsWPqQGlb8Wu330Y0vXDTtd0tKnsbfQjBUG64Sr--6Zh0z3tLcnBcUn45e6SuwvAo5nnRrvRYlnKmahqmSYyJWiJCqW6ZFWGnpltNnKI9SBVX-favAOf21wYXif0hxdHZIgqGN4bfl6v_i-xXB5buX7KP9jQ8tknI1fYeMcyc2eGkuCOR94sciNHcJxRmgg45jSFGc-aZDNf6YAZ2UaLB-993OalrHaVin8ChzPGr25OoUPrPvSc7d9rfTgKN0_erLlB3_oMLBLbOJkkJIpRQuLUaUMWkI1dFNo49e22P8EvKPRIELko8hEJPJTYoXcOD75HnEBkMiz-prxIk12BlQvo1suaXgKiSqEphlSUFVXUkmamqVu5KpXykFaFXA6vYLCP0_V-8j30AhJOF9MJfruB45Yk8pC3AXSbr296yxRwk9_xdfsFZ3yC7w |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=TRANSISTOR+STRUCTURE+AND+MANUFACTURING+METHOD+OF+THE+SAME&rft.inventor=LIN%2C+TUNG-YANG&rft.inventor=CHOU%2C+HSUEH-LIANG&rft.date=2022-11-10&rft.externalDBID=A1&rft.externalDocID=US2022359750A1 |