ERROR CORRECTION BIT FLIPPING SCHEME
Methods, systems, and devices for operating a memory device are described. An error correction bit flipping scheme may include methods, systems, and devices for performing error correction of one or more bits (e.g., a flip bit) and for efficiently communicating error correction information. The data...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | English |
Published |
04.08.2022
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | Methods, systems, and devices for operating a memory device are described. An error correction bit flipping scheme may include methods, systems, and devices for performing error correction of one or more bits (e.g., a flip bit) and for efficiently communicating error correction information. The data bits and the flip bit (e.g., an error corrected flip bit) may be directly transmitted (e.g., to a flip decision component). The flip bit may be transmitted to the flip decision component over a dedicated and/or unidirectional line that is different from one or more other lines that carry data bits (e.g., to the flip decision component). |
---|---|
Bibliography: | Application Number: US202217726349 |