High Electron Mobility Transistor with Doped Semiconductor Region in Gate Structure

A method includes providing a semiconductor body including a plurality of two-dimensional charge carrier gas channels, forming a gate fin by forming a pair of gate trenches in an upper surface of the semiconductor body, the pair of gate trenches exposing each one of two-dimensional charge carrier ga...

Full description

Saved in:
Bibliographic Details
Main Authors Haeberlen, Oliver, Prechtl, Gerhard, Detzel, Thomas
Format Patent
LanguageEnglish
Published 21.04.2022
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A method includes providing a semiconductor body including a plurality of two-dimensional charge carrier gas channels, forming a gate fin by forming a pair of gate trenches in an upper surface of the semiconductor body, the pair of gate trenches exposing each one of two-dimensional charge carrier gas channels, providing source and drain contacts that are electrically connected to each one of the plurality of two-dimensional charge carrier gas channels, providing a gate structure that is configured to control a conductive connection between the source and drain contacts, wherein providing the gate structure includes forming a layer of doped type III-nitride semiconductor material that covers the gate fin and extends into the gate trenches, and forming a conductive gate electrode on top of the layer of doped type III-nitride semiconductor material.
Bibliography:Application Number: US202117563329