IMPEDANCE CONTROL IN MERGED STACKED FET AMPLIFIERS

Methods and apparatuses for controlling impedance in intermediate nodes of a stacked FET amplifier are presented. According to one aspect, a series-connected resistive and capacitive network coupled to a gate of a cascode FET transistor of the amplifier provide control of a real part and an imaginar...

Full description

Saved in:
Bibliographic Details
Main Author RANTA, Tero Tapio
Format Patent
LanguageEnglish
Published 31.03.2022
Subjects
AMPLIFIERS
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
Online AccessGet full text

Cover

More Information
Summary:Methods and apparatuses for controlling impedance in intermediate nodes of a stacked FET amplifier are presented. According to one aspect, a series-connected resistive and capacitive network coupled to a gate of a cascode FET transistor of the amplifier provide control of a real part and an imaginary part of an impedance looking into a source of the transistor. According to another aspect, a second parallel-connected resistive and inductive network coupled to the first network provide further control of the real and imaginary parts of the impedance. According to another aspect, a combination of the first and/or the second networks provide control of the impedance to cancel a reactance component of the impedance. According to another aspect, such combination provides control of the real part for distribution of an RF voltage output by the amplifier across stacked FET transistors of the amplifier.
Bibliography:Application Number: US202117479320