MICRO-ARCHITECTURAL FAULT DETECTORS
Micro-architectural fault detectors are described. An example of storage mediums includes instructions for receiving one or more micro instructions for scheduling in a processor, the processor including one or more processing resources; and performing fault detection in performance of the one or mor...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
31.03.2022
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | Micro-architectural fault detectors are described. An example of storage mediums includes instructions for receiving one or more micro instructions for scheduling in a processor, the processor including one or more processing resources; and performing fault detection in performance of the one or more micro instructions utilizing one or more of a first idle canary detection mode, wherein the first mode includes assigning at least one component as an idle canary detector to perform a canary process with an expected outcome, and a second micro-architectural redundancy execution mode, wherein the second mode includes replicating a first micro instruction to generate micro instructions for performance by a set of processing resources. |
---|---|
Bibliography: | Application Number: US202017033272 |