3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH REDUNDANCY
A semiconductor device, the device including: a first single crystal substrate and plurality of logic circuits, where the first single crystal substrate has a device area, where the device area is significantly larger than a reticle size, where the plurality of logic circuits include an array of pro...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
24.03.2022
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A semiconductor device, the device including: a first single crystal substrate and plurality of logic circuits, where the first single crystal substrate has a device area, where the device area is significantly larger than a reticle size, where the plurality of logic circuits include an array of processors, where the plurality of logic circuits include a first logic circuit, a second logic circuit, and third logic circuit, where the plurality of logic circuits include switching circuits to support replacing the first logic circuit and the second logic circuit by the third logic circuit; and a built-in-test-circuit ("BIST"), where the built-in-test-circuit is connected to test at least the first logic circuit and the second logic circuit. |
---|---|
Bibliography: | Application Number: US202117542492 |