3D SEMICONDUCTOR DEVICE WITH ISOLATION LAYERS

A 3D semiconductor device, the device including: a first level including a plurality of first metal layers; a second level, where the second level overlays the first level, where the second level includes at least one single crystal silicon layer, where the second level includes a plurality of trans...

Full description

Saved in:
Bibliographic Details
Main Authors Or-Bach, Zvi, Sekar, Deepak C, Cronquist, Brian
Format Patent
LanguageEnglish
Published 27.01.2022
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A 3D semiconductor device, the device including: a first level including a plurality of first metal layers; a second level, where the second level overlays the first level, where the second level includes at least one single crystal silicon layer, where the second level includes a plurality of transistors, where each of the plurality of transistors includes a single crystal channel, where the second level includes a plurality of second metal layers, where the plurality of second metal layers include interconnections between the plurality of transistors, and where the second level is overlaid by a first isolation layer; and a connective path between the plurality of transistors and the plurality of first metal layers, where the connective path includes a via disposed through at least the single crystal silicon layer, and where the via has a diameter of less than 400 nm and greater than 5 nm.
Bibliography:Application Number: US202117492577