MULTIPLE PROCESSOR COMPUTING DEVICE WITH CONFIGURABLE ELECTRICAL CONNECTIVITY TO PERIPHERALS
A computing device, comprising at least one peripheral computing component, electrically connected to each of a plurality of hardware processors; wherein at least one of the plurality of hardware processors is adapted to executing a code for: configuring the at least one peripheral computing compone...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
12.08.2021
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A computing device, comprising at least one peripheral computing component, electrically connected to each of a plurality of hardware processors; wherein at least one of the plurality of hardware processors is adapted to executing a code for: configuring the at least one peripheral computing component to access at least one first memory location in a first memory component electrically coupled with a first hardware processor of the plurality of hardware processors via a first electrical connection between the peripheral computing component and the first hardware processor; and configuring the at least one peripheral computing component to access at least one second memory location in a second memory component electrically coupled with a second hardware processor of the plurality of hardware processors via a second electrical connection between the peripheral computing component and the second hardware processor; and wherein the first hardware processor is not the second hardware processor. |
---|---|
Bibliography: | Application Number: US201917049621 |