FREQUENCY SYNTHESIS WITH REFERENCE SIGNAL GENERATED BY OPPORTUNISTIC PHASE LOCKED LOOP

Systems, methods, and circuitries are provided to generate a radio frequency (RF) signal having a desired radio frequency fRF. In one example a frequency synthesizer system includes a clock, an opportunistic phase locked loop (PLL), and an RF PLL. The clock circuitry is configured to generate a cloc...

Full description

Saved in:
Bibliographic Details
Main Authors Malevsky, Sharon, Kushnir, Igal, Shumaker, Evgeny, Horovitz, Gil
Format Patent
LanguageEnglish
Published 18.02.2021
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:Systems, methods, and circuitries are provided to generate a radio frequency (RF) signal having a desired radio frequency fRF. In one example a frequency synthesizer system includes a clock, an opportunistic phase locked loop (PLL), and an RF PLL. The clock circuitry is configured to generate a clock signal having a frequency fXTL. The opportunistic phase locked loop (PLL) is configured to generate a reference signal having a reference frequency fREF that is close to a free-running frequency of an oscillator in the opportunistic PLL. The opportunistic PLL is configured to synchronize the reference signal to the clock signal. The RF PLL is configured to generate the RF signal having the desired radio frequency and to synchronize the RF signal with the reference signal.
Bibliography:Application Number: US202017066490