Amplifier Circuit Devices and Methods

In a particular implementation, an apparatus including first and second bias circuits and an inner amplifier provides sense amplifier offset cancellation. The inner amplifier includes: first and second current generators configured to replicate respective first and second currents from the first and...

Full description

Saved in:
Bibliographic Details
Main Authors Dray, Cyrille Nicolas, Boujamaa, El Mehdi
Format Patent
LanguageEnglish
Published 19.11.2020
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:In a particular implementation, an apparatus including first and second bias circuits and an inner amplifier provides sense amplifier offset cancellation. The inner amplifier includes: first and second current generators configured to replicate respective first and second currents from the first and second bias circuits, first and second transistors configured to transform the first and second currents into voltage samples, and first and second capacitors configured to store the voltage samples. In a sampling phase, a sampling of the first and second currents may be performed in the inner amplifier, and further, in an amplification phase, an amplification of the stored voltage samples may also be performed in the inner amplifier.
Bibliography:Application Number: US202016945793