SEMICONDUCTOR MEMORY DEVICE

A semiconductor memory device includes a substrate, first and second P-type well regions on the substrate, an N-type well region on the substrate and sandwiched between the first and second P-type well regions, a first peripheral circuit on a region of the first P-type well region adjacent to the N-...

Full description

Saved in:
Bibliographic Details
Main Authors KATAOKA, Hideyuki, KAMATA, Yoshihiko, KOBAYASHI, Tsukasa, FUJIMOTO, Takumi, SHIMIZU, Yuki, SHIMIZU, Yuui, SUZUKI, Yoshinao, KATO, Koji
Format Patent
LanguageEnglish
Published 05.11.2020
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A semiconductor memory device includes a substrate, first and second P-type well regions on the substrate, an N-type well region on the substrate and sandwiched between the first and second P-type well regions, a first peripheral circuit on a region of the first P-type well region adjacent to the N-type well region and supplied with a reference voltage via a first wiring, and a second peripheral circuit on a region of the second P-type well region adjacent to the N-type well region and supplied with a reference voltage via a second wiring.
Bibliography:Application Number: US202016934978