SYNCHRONOUS DEVICE WITH SLACK GUARD CIRCUIT

The present disclosure relates to a synchronous device comprising: a first latch (206) having a data input receiving a data input signal (LD1) and configured to store the data input signal (LD1) during a first state of a first clock signal (CP′); and a slack guard circuit comprising: a delay element...

Full description

Saved in:
Bibliographic Details
Main Authors LOUVAT, Mathieu, JURE, Lionel, HUARD, Vincent
Format Patent
LanguageEnglish
Published 25.06.2020
Subjects
BASIC ELECTRONIC CIRCUITRY
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
PULSE TECHNIQUE
Online AccessGet full text

Cover

Abstract The present disclosure relates to a synchronous device comprising: a first latch (206) having a data input receiving a data input signal (LD1) and configured to store the data input signal (LD1) during a first state of a first clock signal (CP′); and a slack guard circuit comprising: a delay element (214) having an input coupled to the data input of the first latch (206) and configured to generate, at its output, a delayed data signal (PG1); a gated-input cell (216) having an input coupled to an output of the delay element (214), the gated-input cell (216) being configured to propagate the delayed data signal (PG1) during the first state of the first clock signal (CP′); and a comparator (218) having a first input coupled to a data output of the first latch (206) and a second input coupled to an output of the gated-input cell (216).
AbstractList The present disclosure relates to a synchronous device comprising: a first latch (206) having a data input receiving a data input signal (LD1) and configured to store the data input signal (LD1) during a first state of a first clock signal (CP′); and a slack guard circuit comprising: a delay element (214) having an input coupled to the data input of the first latch (206) and configured to generate, at its output, a delayed data signal (PG1); a gated-input cell (216) having an input coupled to an output of the delay element (214), the gated-input cell (216) being configured to propagate the delayed data signal (PG1) during the first state of the first clock signal (CP′); and a comparator (218) having a first input coupled to a data output of the first latch (206) and a second input coupled to an output of the gated-input cell (216).
Author HUARD, Vincent
LOUVAT, Mathieu
JURE, Lionel
Author_xml – fullname: LOUVAT, Mathieu
– fullname: JURE, Lionel
– fullname: HUARD, Vincent
BookMark eNrjYmDJy89L5WTQDo70c_YI8vfzDw1WcHEN83R2VQj3DPFQCPZxdPZWcA91DHJRcPYMcg71DOFhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGEGhm5GhoTJwqAAljJ48
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US2020202062A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2020202062A13
IEDL.DBID EVB
IngestDate Fri Jul 19 15:54:40 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2020202062A13
Notes Application Number: US201916723069
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200625&DB=EPODOC&CC=US&NR=2020202062A1
ParticipantIDs epo_espacenet_US2020202062A1
PublicationCentury 2000
PublicationDate 20200625
PublicationDateYYYYMMDD 2020-06-25
PublicationDate_xml – month: 06
  year: 2020
  text: 20200625
  day: 25
PublicationDecade 2020
PublicationYear 2020
RelatedCompanies Dolphin Design
RelatedCompanies_xml – name: Dolphin Design
Score 3.2712455
Snippet The present disclosure relates to a synchronous device comprising: a first latch (206) having a data input receiving a data input signal (LD1) and configured...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRONIC CIRCUITRY
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
PULSE TECHNIQUE
Title SYNCHRONOUS DEVICE WITH SLACK GUARD CIRCUIT
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200625&DB=EPODOC&locale=&CC=US&NR=2020202062A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5Kfd40Kj6qBJRcJChp8zoEsZvERGhS8qj1VJJNAoKkxUT8-84uqfZU9rLswr5gduabmf0W4K5SClNVi0fZVHQEKHj9ycaoorKRU0pVmuU6ZRHdSaB56eh1rs578Ll-C8N5Qn84OSJKFEV5b_l9vfp3Ytk8t7J5yD-wafnkJpYtdeiY4WNFleyx5UxDOyQSIVYaS0HE-1jRlGfESjtoSOtMHpzZmL1LWW0qFfcIdqc4Xt0eQ6-sBTgg67_XBNifdCFvAfZ4jiZtsLGTw-YE7uP3gHhRGIRpLNrOzCeO-OYnnhgzZ5T4gmaqLRI_IqmfnMKt6yTEk3H-xd92F2m8udjhGfTrZV2eg2gO84LR2Rgm2lkZ46HPckYAWGZaUVSKeQGDbSNdbu--gkNWZWlQijqAfvv1XV6jwm3zG35Ov1zVfkQ
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5KfdSbVsVH1YCSiwQlbZrmEMRuEhNtkpJHbU8l2SQgSFpMxL_v7NJqT2VvszD7gG92ZnfmW4C7Qs40RckeJU1WMUBB8ycNegWVBimlVKFJqlL2out6fTvuvU6VaQM-17UwnCf0h5MjIqIo4r3m9nr5f4ll8NzK6iH9QNHiyYp0Q1xFxyw-lhXRGOrm2Dd8IhKix6HoBbyPtb78jLHSDjrZKsODORmyupTl5qFiHcLuGPWV9RE08rINLbL-e60N--7qybsNezxHk1YoXOGwOob7cOYRO_A9Pw4Fw5w4xBTencgWQnYZJbygm2oIxAlI7EQncGuZEbElHH_-t9x5HG5OtnsKzXJR5mcgaN00Y3Q2Aw39rITx0CcpIwDMk36WFbJ2Dp1tmi62d99Ay47c0XzkeG-XcMDELCVKVjrQrL--8ys8fOv0mu_ZL3RJgTc
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SYNCHRONOUS+DEVICE+WITH+SLACK+GUARD+CIRCUIT&rft.inventor=LOUVAT%2C+Mathieu&rft.inventor=JURE%2C+Lionel&rft.inventor=HUARD%2C+Vincent&rft.date=2020-06-25&rft.externalDBID=A1&rft.externalDocID=US2020202062A1