Low-Latency WI-FI MAC-Layer Protocol

An interface circuit in an electronic device may contend for access to a shared communication channel on behalf of the electronic device and a recipient electronic device, where the access has a duration. Then, the electronic device may provide a schedule frame intended for the recipient electronic...

Full description

Saved in:
Bibliographic Details
Main Authors Li, Guoqing, Dominguez, Charles F, Wilson, John A, Mekala, Karthik R, Kumar, Rajneesh, Kurian, Lawrie, Shani, Oren, Ng, Tony Chi Wang, Parthasarathy Rao, Roopkumar, Whitaker, Brian B, Power, Jacob H, Haque, Tashbeeb, Gupta, Shishir, Fikirlier, Mete, Liu, Yong, Shah, Tushar R, Hakim, Joseph, Follis, Bryan J, Borges, Daniel R, Schmidek, Curtis J, Hartman, Christiaan A, Rajagopalan, Anand, Poon, Ka Ho P
Format Patent
LanguageEnglish
Published 13.02.2020
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:An interface circuit in an electronic device may contend for access to a shared communication channel on behalf of the electronic device and a recipient electronic device, where the access has a duration. Then, the electronic device may provide a schedule frame intended for the recipient electronic device that includes information that specifies one or more time slots during the duration that are associated with the recipient electronic device and one or more communication functions of the recipient electronic device in the one or more time slots. Moreover, the electronic device may provide a data frame with data intended for the recipient electronic device. In response, the electronic device may receive a response frame associated with the recipient electronic device, where the response frame is received during at least one of the one or more time slots.
Bibliography:Application Number: US201916532995