SEMICONDUCTOR DEVICE WITH REDUCED GATE HEIGHT BUDGET

The present disclosure relates to semiconductor structures and, more particularly, to semiconductor device with reduced gate height budget and methods of manufacture. The method includes: forming a plurality of gate structures on a substrate; recessing material of the plurality of gate structures to...

Full description

Saved in:
Bibliographic Details
Main Authors ZANG, Hui, Huang, Haigou
Format Patent
LanguageEnglish
Published 05.12.2019
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:The present disclosure relates to semiconductor structures and, more particularly, to semiconductor device with reduced gate height budget and methods of manufacture. The method includes: forming a plurality of gate structures on a substrate; recessing material of the plurality of gate structures to below a surface of an insulator material; forming trenches in the insulator material and underlying material adjacent to sidewalls of the plurality of gate structures; and filling the recesses and trenches with a capping material.
Bibliography:Application Number: US201916441726