VERTICAL TRANSPORT FIELD-EFFECT TRANSISTORS HAVING GERMANIUM CHANNEL SURFACES
A method for fabricating a semiconductor device including vertical transport fin field-effect transistors (VTFETs) is provided. The method includes forming a bottom spacer on a first device region associated with a first VTFET and a second device region associated with a second VTFET, forming a line...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
10.10.2019
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A method for fabricating a semiconductor device including vertical transport fin field-effect transistors (VTFETs) is provided. The method includes forming a bottom spacer on a first device region associated with a first VTFET and a second device region associated with a second VTFET, forming a liner on the bottom spacer, on a first fin structure including silicon germanium (SiGe) formed in the first device region and on a second fin structure including SiGe formed in the second device region, and forming crystalline Ge having a hexagonal structure from the SiGe by employing a Ge condensation process to orient a (111) direction of the crystalline Ge in a direction of charge flow for a VTFET. |
---|---|
Bibliography: | Application Number: US201815945121 |