INTEGRATED CIRCUIT LAYOUT GENERATION METHOD AND SYSTEM

A method of generating a layout diagram of an IC device includes receiving a layout diagram of the IC device, the IC layout diagram including a gate region having a width across an active region, and a gate via positioned at a location along the width. The location is used to divide the width into a...

Full description

Saved in:
Bibliographic Details
Main Authors CHANG, Lester, SU, Ke-Wei, SU, Ke-Ying, KUO, Keng-Hua
Format Patent
LanguageEnglish
Published 26.09.2019
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

More Information
Summary:A method of generating a layout diagram of an IC device includes receiving a layout diagram of the IC device, the IC layout diagram including a gate region having a width across an active region, and a gate via positioned at a location along the width. The location is used to divide the width into a plurality of width segments, an effective resistance of the gate region is calculated based on the plurality of width segments, and the effective resistance is used to determine whether the IC layout diagram complies with a design specification.
Bibliography:Application Number: US201916294735