SOFTWARE DEFINED RADAR ARCHITECTURES

Example software defined radar architectures are disclosed. Example chipsets disclosed herein to implement a software defined radar architecture include a digital processor chip including a first serial port and a second serial port. Disclosed example chipsets also include a transmitter chip to gene...

Full description

Saved in:
Bibliographic Details
Main Authors Oster, Arie, Kahana, Yaron, Tsfati, Yossi, Cohen, Alon
Format Patent
LanguageEnglish
Published 26.09.2019
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:Example software defined radar architectures are disclosed. Example chipsets disclosed herein to implement a software defined radar architecture include a digital processor chip including a first serial port and a second serial port. Disclosed example chipsets also include a transmitter chip to generate a plurality of transmit signals based on baseband radar waveform data to be obtained from the digital processor chip, the transmitter chip including a third serial port to communicate with the first serial port of the digital processor chip to obtain the baseband radar waveform data. Disclosed example chipsets further include a receiver chip to determine baseband received radar data from a plurality of radar signals, the receiver chip including a fourth serial port to communicate with the second serial port of the digital processor chip to provide the baseband received radar data to the digital processor chip.
Bibliography:Application Number: US201916442100