INTERFACE CIRCUIT

A method for a bus interface circuit is described. According to one exemplary embodiment, the method comprises coding a first data stream by assigning first symbols to falling and rising edges of the first data stream, and coding a further data stream by assigning second symbols to the edges or leve...

Full description

Saved in:
Bibliographic Details
Main Authors Pihet, Eric, Hinderer, Thorsten, Mangst, Maximilian
Format Patent
LanguageEnglish
Published 19.09.2019
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A method for a bus interface circuit is described. According to one exemplary embodiment, the method comprises coding a first data stream by assigning first symbols to falling and rising edges of the first data stream, and coding a further data stream by assigning second symbols to the edges or levels of said further data stream. A symbol sequence is constructed from the first symbols and second symbols, wherein said symbol sequence is constructed in such a manner that the first symbols are always delayed by the same value relative to the associated edges of the first data stream. The method also comprises transmitting the symbol sequence via a galvanically isolating component, and decoding the symbol sequence transmitted via the galvanically isolating component in order to reconstruct the first data stream and the further data stream.
Bibliography:Application Number: US201916296042