SELECTIVE INSERTION OF A DEADLOCK RECOVERY BUFFER IN A BUS INTERCONNECT FOR DEADLOCK RECOVERY
Selective insertion of a deadlock recovery buffer in a bus interconnect for deadlock recovery is provided. A bus interconnect is provided that includes router nodes configured to receive new bus transaction messages from agent devices. The router nodes route the received bus transaction messages to...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
17.01.2019
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | Selective insertion of a deadlock recovery buffer in a bus interconnect for deadlock recovery is provided. A bus interconnect is provided that includes router nodes configured to receive new bus transaction messages from agent devices. The router nodes route the received bus transaction messages to other destination router nodes in the bus interconnect to be communicated to designated agent devices. To recover from a deadlock condition when buffers of all router nodes are full, thus halting forward progress of bus transaction messages, a deadlock recovery circuit is provided. The deadlock recovery circuit is configured to detect a bus deadlock condition in the bus interconnect. In response, the deadlock recovery circuit is configured to insert a deadlock recovery buffer that has additional buffer entries in the bus interconnect as another router node to allow forward progress of bus transaction messages to continue to recover from the deadlock condition. |
---|---|
Bibliography: | Application Number: US201715649985 |