FUNCTION CALLBACK MECHANISM BETWEEN A CENTRAL PROCESSING UNIT (CPU) AND AN AUXILIARY PROCESSOR
Generally, this disclosure provides systems, devices, methods and computer readable media for implementing function callback requests between a first processor (e.g., a GPU) and a second processor (e.g., a CPU). The system may include a shared virtual memory (SVM) coupled to the first and second pro...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
20.09.2018
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | Generally, this disclosure provides systems, devices, methods and computer readable media for implementing function callback requests between a first processor (e.g., a GPU) and a second processor (e.g., a CPU). The system may include a shared virtual memory (SVM) coupled to the first and second processors, the SVM configured to store at least one double-ended queue (Deque). An execution unit (EU) of the first processor may be associated with a first of the Deques and configured to push the callback requests to that first Deque. A request handler thread executing on the second processor may be configured to: pop one of the callback requests from the first Deque; execute a function specified by the popped callback request; and generate a completion signal to the EU in response to completion of the function. |
---|---|
Bibliography: | Application Number: US201515537357 |