FORMING BOTTOM ISOLATION LAYER FOR NANOSHEET TECHNOLOGY
A method of forming a semiconductor structure includes forming a multi-layer structure. The multi-layer structure has a substrate and two or more nanosheet layers formed above the substrate. The method also includes forming a bottom isolation layer between the substrate and the two or more nanosheet...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
13.09.2018
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | A method of forming a semiconductor structure includes forming a multi-layer structure. The multi-layer structure has a substrate and two or more nanosheet layers formed above the substrate. The method also includes forming a bottom isolation layer between the substrate and the two or more nanosheet layers. The method further includes performing a fin reveal in the multi-layer structure after formation of the bottom isolation layer to form a fin. The two or more nanosheet layers provide a channel stack for a nanosheet field-effect transistor. |
---|---|
AbstractList | A method of forming a semiconductor structure includes forming a multi-layer structure. The multi-layer structure has a substrate and two or more nanosheet layers formed above the substrate. The method also includes forming a bottom isolation layer between the substrate and the two or more nanosheet layers. The method further includes performing a fin reveal in the multi-layer structure after formation of the bottom isolation layer to form a fin. The two or more nanosheet layers provide a channel stack for a nanosheet field-effect transistor. |
Author | Zhang, Chen Yeung, Chun W |
Author_xml | – fullname: Zhang, Chen – fullname: Yeung, Chun W |
BookMark | eNrjYmDJy89L5WQwd_MP8vX0c1dw8g8J8fdV8Az293EM8fT3U_BxjHQNUgBKK_g5-vkHe7i6hiiEuDp7-Pn7-LtH8jCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwNDCyMzQzNzA0dDY-JUAQALKysw |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | US2018261670A1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US2018261670A13 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 16:12:57 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US2018261670A13 |
Notes | Application Number: US201815946768 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180913&DB=EPODOC&CC=US&NR=2018261670A1 |
ParticipantIDs | epo_espacenet_US2018261670A1 |
PublicationCentury | 2000 |
PublicationDate | 20180913 |
PublicationDateYYYYMMDD | 2018-09-13 |
PublicationDate_xml | – month: 09 year: 2018 text: 20180913 day: 13 |
PublicationDecade | 2010 |
PublicationYear | 2018 |
RelatedCompanies | International Business Machines Corporation |
RelatedCompanies_xml | – name: International Business Machines Corporation |
Score | 3.162192 |
Snippet | A method of forming a semiconductor structure includes forming a multi-layer structure. The multi-layer structure has a substrate and two or more nanosheet... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | FORMING BOTTOM ISOLATION LAYER FOR NANOSHEET TECHNOLOGY |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180913&DB=EPODOC&locale=&CC=US&NR=2018261670A1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3NS8MwFH-MKepNp-LHlIDSW3Fdm7U9DFnb1E7WdqytzNPI1hQE6Yar-O_7GjbdabckD0IS-OXl974C8DivDQtCy1XNsgokKIKrdleYKu9SQe2OMIT8tC-MekFmvE7ptAGf21wYWSf0RxZHREQtEO-VvK9X_0YsT8ZWrp_mHzi0fPbTvqds2HFdjErTFc_ps3Hsxa7iuv0sUaKJlCFZ6JmdAXKlA3xImzUe2JtT56WsdpWKfwqHY5yvrM6gIcoWHLvbv9dacBRuXN7Y3KBvfQ4mMrZwGL0QB3l4HJJhEo-kiYmMBu9sQlBMokEUJwFjKUmZG0TSTXQBDz5L3UDFFcz-NjzLkt3l6pfQLJeluAKSFyLn-Camtm0YucU57xo613RaUFqg8r-G9r6ZbvaLb-Gk7tbREJrehmb19S3uUOVW83t5Ur9NS38z |
link.rule.ids | 230,309,783,888,25576,76876 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFOebTsWPqQGlb8V1bdb1YcjWZnbapmPtZD6NzKYgSDdcxX_fa9h0T3sLOTgugcvd7y53B3A_LwML0kh1o9PJEKBIoTstaeuiRSV1mtKSamhfyNv-xHqe0mkFPje1MKpP6I9qjoga9Y76Xqj3evkfxPLU38rVw_wDtxaPg6TraWt0XDajMkzN63fZKPIiV3Pd7iTW-FjRECy07WYPsdIeOtl2qQ_stV_WpSy3jcrgCPZHyC8vjqEi8zrU3M3stTochOuUNy7X2rc6ARsRWzjkT6SPODwKyTCOAhViIkHvjY0Jkgnv8Sj2GUtIwlyfqzTRKdwNWOL6Okow-zvwbBJvi2ueQTVf5PIcSJrJVKBPTB3HstKOEKJlmcIwaUZphsb_Ahq7OF3uJt9CzU_CYBYM-csVHJak8meEYTagWnx9y2s0v8X8Rt3aL2-xgiY |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=FORMING+BOTTOM+ISOLATION+LAYER+FOR+NANOSHEET+TECHNOLOGY&rft.inventor=Zhang%2C+Chen&rft.inventor=Yeung%2C+Chun+W&rft.date=2018-09-13&rft.externalDBID=A1&rft.externalDocID=US2018261670A1 |