SEMICONDUCTOR DEVICE ISOLATION WITH RESURF LAYER ARRANGEMENT

A device includes a semiconductor substrate, a doped isolation barrier disposed in the semiconductor substrate, a body region disposed in the semiconductor substrate within the doped isolation barrier and in which a channel is formed during operation, an isolation contact disposed at the semiconduct...

Full description

Saved in:
Bibliographic Details
Main Authors Lin, Xin, Zuo, Jiang-Kai, Yang, Hongning, Zhu, Ronghua
Format Patent
LanguageEnglish
Published 10.05.2018
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A device includes a semiconductor substrate, a doped isolation barrier disposed in the semiconductor substrate, a body region disposed in the semiconductor substrate within the doped isolation barrier and in which a channel is formed during operation, an isolation contact disposed at the semiconductor substrate and to which a voltage is applied during operation, and a plurality of reduced surface field (RESURF) layers disposed in the semiconductor substrate, the plurality of reduced surface field (RESURF) layers being arranged in a stack between the body region and the isolation contact.
Bibliography:Application Number: US201615348768