BRIDGING LOCAL SEMICONDUCTOR INTERCONNECTS
A semiconductor device includes a plurality of gates formed upon a semiconductor substrate that includes a plurality of outer active areas (e.g. CMOS/PMOS areas, source/drain regions, etc.) and one or more inner active areas. An isolator is formed upon one or more inner gates associated with the one...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
15.02.2018
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A semiconductor device includes a plurality of gates formed upon a semiconductor substrate that includes a plurality of outer active areas (e.g. CMOS/PMOS areas, source/drain regions, etc.) and one or more inner active areas. An isolator is formed upon one or more inner gates associated with the one or more inner active areas. A contact bar electrically connects the outer active areas and/or outer gates and is formed upon the isolator. The isolator electrically insulates the contact bar from the one or more inner active areas and/or the one or more inner gates. |
---|---|
Bibliography: | Application Number: US201715795283 |