Processor Core, Processor And Method For Executing A Composite Scalar-Vector Very Lare Instruction Word (VLIW) Instruction

A processor core includes a storage device which stores a composite very large instruction word (VLIW) instruction, an instruction unit which obtains the composite VLIW instruction from the storage device and decodes the composite VLIW instruction to determine an operation to perform, and a composit...

Full description

Saved in:
Bibliographic Details
Main Authors Prener Daniel Arthur, Fleischer Bruce M, JACOB Arpith C, Nair Ravi, Jacobson Hans Mikael, O'Brien Kevin John Patrick, FOX Thomas Winters
Format Patent
LanguageEnglish
Published 05.10.2017
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

More Information
Summary:A processor core includes a storage device which stores a composite very large instruction word (VLIW) instruction, an instruction unit which obtains the composite VLIW instruction from the storage device and decodes the composite VLIW instruction to determine an operation to perform, and a composite VLIW instruction execution unit which executes the decoded composite VLIW instruction to perform the operation.
Bibliography:Application Number: US201615086947