Static Timing Analysis with Improved Accuracy and Efficiency

• Main Authors: Keller Maurice, Dadheech Himanshu, Moloney Richard, Belov Anton, Wrixon Adrian
• Format: Patent
• Language: English
• Published: 17.08.2017
• Subjects: CALCULATING; COMPUTING; COUNTING; ELECTRIC DIGITAL DATA PROCESSING; PHYSICS

A method for performing static timing analysis of an integrated circuit design, wherein at least two timing paths share a shared node comprises propagating along the at least two timing paths a plurality of timing signals characterized by a set of timing parameters and determining respective values of the timing parameters at the shared node. Subsets of timing signals are defined based on relations between the determined parameter values of different timing signals. For each of the subsets representative parameter values are identified and a merged timing signal is propagated from the shared node at least partially along the at least two timing paths. Therein the merged timing signal has at the shared node the representative parameter values of the subset. The method also comprises generating timing data based on the merged timing signals and storing the timing data.