Semiconductor Apparatus and Identification Method of a Semiconductor Chip

A semiconductor apparatus including a semiconductor chip is disclosed. The semiconductor chip includes a modular region and a test circuit. The modular region includes a plurality of modular areas each including a memory cell array with redundant bit lines and a peripheral memory area storing at lea...

Full description

Saved in:
Bibliographic Details
Main Authors Watanabe Hiroshi, Nagai Yukihiro, Shirota Riichiro
Format Patent
LanguageEnglish
Published 03.08.2017
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A semiconductor apparatus including a semiconductor chip is disclosed. The semiconductor chip includes a modular region and a test circuit. The modular region includes a plurality of modular areas each including a memory cell array with redundant bit lines and a peripheral memory area storing at least redundant addresses. The test circuit retrieves the redundant addresses intrinsic to the semiconductor chip. The distribution of the redundant addresses are randomly formed related to a part or a whole of the modular area of the modular region. The test circuit outputs a random number generated from physical properties intrinsic to the semiconductor chip according to a specification code received from a physical-chip-identification measuring device.
Bibliography:Application Number: US201715416160