SEMICONDUCTOR DEVICE, SEMICONDUCTOR SYSTEM, AND METHOD OF OPERATING THE SEMICONDUCTOR DEVICE
A clock management unit (CMU) includes a first clock control circuit controlling a first clock source, a second clock control circuit sending a first clock request to the first clock control circuit in response to an intellectual property (IP) block clock request from an IP block and controlling a s...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
27.07.2017
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A clock management unit (CMU) includes a first clock control circuit controlling a first clock source, a second clock control circuit sending a first clock request to the first clock control circuit in response to an intellectual property (IP) block clock request from an IP block and controlling a second clock source, and a CMU controller. The second clock control circuit receives a clock signal from the first clock source. A power management unit (PMU) sends a PMU clock request to the CMU controller. The CMU provides the clock signal to the IP block in response to the PMU clock request. |
---|---|
Bibliography: | Application Number: US201715415162 |