ARRAY SUBSTRATE

An array substrate includes: a display area; a non-display area outside of the display area; a gate-in-panel (GIP) circuit in the non-display area; a plurality of clock signal lines in the non-display area and configured to transfer signals to the GIP circuit; and connection lines in the non-display...

Full description

Saved in:
Bibliographic Details
Main Authors KIM Byoungwoo, YU SangHee
Format Patent
LanguageEnglish
Published 04.05.2017
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:An array substrate includes: a display area; a non-display area outside of the display area; a gate-in-panel (GIP) circuit in the non-display area; a plurality of clock signal lines in the non-display area and configured to transfer signals to the GIP circuit; and connection lines in the non-display area and configured to connect the plurality of clock signal lines to the GIP circuit. Each of the plurality of clock signal lines is a ring shaped line.
Bibliography:Application Number: US201615220911