REDUCTION OF DEFECT INDUCED LEAKAGE IN III-V SEMICONDUCTOR DEVICES

A semiconductor device includes a semiconductor substrate and a p-doped layer formed on the substrate having a dislocation density exceeding 108 cm−2. An n-type layer is formed on or in the p-doped layer. The n-type layer includes a II-VI material configured to tolerate the dislocation density to fo...

Full description

Saved in:
Bibliographic Details
Main Authors Sadana Devendra K, de Souza Joel P, Kim Jeehwan, Wacaser Brent A
Format Patent
LanguageEnglish
Published 17.11.2016
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A semiconductor device includes a semiconductor substrate and a p-doped layer formed on the substrate having a dislocation density exceeding 108 cm−2. An n-type layer is formed on or in the p-doped layer. The n-type layer includes a II-VI material configured to tolerate the dislocation density to form an electronic device with reduced leakage current over a device with a III-V n-type layer.
Bibliography:Application Number: US201514745146