SEMICONDUCTOR MEMORY APPARATUS AND DATA INPUT/OUTPUT METHOD THEREOF

A semiconductor memory apparatus may include a write data bus inversion unit and a write data polarity change unit. The write data bus inversion unit may invert a level of an input data and may generate an inversion change data when a majority of the input data have a predetermined level. The write...

Full description

Saved in:
Bibliographic Details
Main Author KU Kie Bong
Format Patent
LanguageEnglish
Published 04.08.2016
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A semiconductor memory apparatus may include a write data bus inversion unit and a write data polarity change unit. The write data bus inversion unit may invert a level of an input data and may generate an inversion change data when a majority of the input data have a predetermined level. The write data polarity change unit may invert a level of the inversion change data based on a write signal and a first bank address signal and generate a polarity change data.
AbstractList A semiconductor memory apparatus may include a write data bus inversion unit and a write data polarity change unit. The write data bus inversion unit may invert a level of an input data and may generate an inversion change data when a majority of the input data have a predetermined level. The write data polarity change unit may invert a level of the inversion change data based on a write signal and a first bank address signal and generate a polarity change data.
Author KU Kie Bong
Author_xml – fullname: KU Kie Bong
BookMark eNrjYmDJy89L5WRwDnb19XT293MJdQ7xD1LwdfX1D4pUcAwIcAxyDAkNVnD0c1FwcQxxVPD0CwgN0fcPDQFSQGUhHv4uCiEerkGu_m48DKxpiTnFqbxQmptB2c01xNlDN7UgPz61uCAxOTUvtSQ-NNjIwNDMyMjExMLA0dCYOFUALu8uig
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US2016224480A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2016224480A13
IEDL.DBID EVB
IngestDate Fri Jul 19 15:46:07 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2016224480A13
Notes Application Number: US201514713738
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160804&DB=EPODOC&CC=US&NR=2016224480A1
ParticipantIDs epo_espacenet_US2016224480A1
PublicationCentury 2000
PublicationDate 20160804
PublicationDateYYYYMMDD 2016-08-04
PublicationDate_xml – month: 08
  year: 2016
  text: 20160804
  day: 04
PublicationDecade 2010
PublicationYear 2016
RelatedCompanies SK hynix Inc
RelatedCompanies_xml – name: SK hynix Inc
Score 3.0433278
Snippet A semiconductor memory apparatus may include a write data bus inversion unit and a write data polarity change unit. The write data bus inversion unit may...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Title SEMICONDUCTOR MEMORY APPARATUS AND DATA INPUT/OUTPUT METHOD THEREOF
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160804&DB=EPODOC&locale=&CC=US&NR=2016224480A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_G_HzTqfgxpaD0rWzVtOsehnRNSxXalDaR-TSWrgVBuuEq_vtew6Z72lNILhzJDy6Xu9xdAB6IdGyz7BODzEzLINgxZsNcGoVd2KiwSS7Lxt8RxXYoyOvEmrTgc5MLo-qE_qjiiChROcp7rc7r5b8Ti6rYylVPfuDQ4jngI6qvrWPTxgsQ0el45CeMMk_3vJHI9DhVNNRWxOm7aCvtNRfpptK-_zZu8lKW20olOIH9BPlV9Sm0iqoDR97m77UOHEbrJ-8OHKgYzXyFg2s5XJ2BlzXwsZgKj7NUi_yIpe-amyRu6nKRaW5MNepyV3uJE8F7THBscBoPGdV46Kc-C87hPvC5Fxq4rukfDFORbW_i6QLa1aIqLkErLKss53KYz5052h-mkz_KEtvBwJYI9_AKurs4Xe8m38Bx01VBb6QL7frru7hFRVzLO4XfL6fMhW8
link.rule.ids 230,309,786,891,25594,76906
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR1dS8Mw8BjzY77pVPyYWlD6VrZq2m0PQ7qmpdO1KW0q82ksXQuCdMNV_Ptew6Z72lPIXTiSg8t95O4C8EBEz9TzDtHITDc0ghNt1k-FlpmZiQqbpCKv4h1-YHoJeZkYkxp8bmphZJ_QH9kcESUqRXkv5X29_A9iUZlbuWqLDwQtnl0-oOraO9ZNNICISocDJ2SU2aptD5JYDSKJQ21Feh0LfaW9btWftzKe3oZVXcpyW6m4x7AfIr2iPIFaVjShYW_-XmvCob9-8m7CgczRTFcIXMvh6hTsuGIfC2hicxYpvuOz6F2xwtCKLJ7EihVQhVrcUkZBmPA2SzgOuIx7jCrccyKHuWdw7zrc9jTc1_SPDdMk3j7E0znUi0WRXYCSGUaez0U_nffm6H_ovfRR5Dh2u6ZAdvcvobWL0tVu9B00PO6Pp-NR8HoNRxVKJsCRFtTLr-_sBpVyKW4lL38BDgKIXA
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SEMICONDUCTOR+MEMORY+APPARATUS+AND+DATA+INPUT%2FOUTPUT+METHOD+THEREOF&rft.inventor=KU+Kie+Bong&rft.date=2016-08-04&rft.externalDBID=A1&rft.externalDocID=US2016224480A1