SECONDARY CPU MMU INITIALIZATION USING PAGE FAULT EXCEPTION

In a computer system with multiple central processing units (CPUs), initialization of a memory management unit (MMU) for a secondary CPU is performed using an exception generated by the MMU. In general, this technique leverages the exception handling features of the secondary CPU to switch the CPU f...

Full description

Saved in:
Bibliographic Details
Main Authors WARKENTIN ANDREI, TUCH HARVEY
Format Patent
LanguageEnglish
Published 16.06.2016
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

Abstract In a computer system with multiple central processing units (CPUs), initialization of a memory management unit (MMU) for a secondary CPU is performed using an exception generated by the MMU. In general, this technique leverages the exception handling features of the secondary CPU to switch the CPU from executing secondary CPU initialization code with the MMU "off" to executing secondary CPU initialization code with the MMU "on." Advantageously, in contrast to conventional techniques for MMU initialization, this exception-based technique does not require identity mapping of the secondary CPU initialization code to ensure proper execution of the secondary CPU initialization code.
AbstractList In a computer system with multiple central processing units (CPUs), initialization of a memory management unit (MMU) for a secondary CPU is performed using an exception generated by the MMU. In general, this technique leverages the exception handling features of the secondary CPU to switch the CPU from executing secondary CPU initialization code with the MMU "off" to executing secondary CPU initialization code with the MMU "on." Advantageously, in contrast to conventional techniques for MMU initialization, this exception-based technique does not require identity mapping of the secondary CPU initialization code to ensure proper execution of the secondary CPU initialization code.
Author TUCH HARVEY
WARKENTIN ANDREI
Author_xml – fullname: WARKENTIN ANDREI
– fullname: TUCH HARVEY
BookMark eNrjYmDJy89L5WSwDnZ19vdzcQyKVHAOCFXw9Q1V8PTzDPF09PGMcgzx9PdTCA329HNXCHB0d1Vwcwz1CVFwjXB2DQBJ8TCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwNDM0NzAzNzS0dDY-JUAQCsFSw3
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US2016170679A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2016170679A13
IEDL.DBID EVB
IngestDate Fri Jul 19 16:17:32 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2016170679A13
Notes Application Number: US201414572505
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160616&DB=EPODOC&CC=US&NR=2016170679A1
ParticipantIDs epo_espacenet_US2016170679A1
PublicationCentury 2000
PublicationDate 20160616
PublicationDateYYYYMMDD 2016-06-16
PublicationDate_xml – month: 06
  year: 2016
  text: 20160616
  day: 16
PublicationDecade 2010
PublicationYear 2016
RelatedCompanies VMWARE, INC
RelatedCompanies_xml – name: VMWARE, INC
Score 3.035813
Snippet In a computer system with multiple central processing units (CPUs), initialization of a memory management unit (MMU) for a secondary CPU is performed using an...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Title SECONDARY CPU MMU INITIALIZATION USING PAGE FAULT EXCEPTION
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160616&DB=EPODOC&locale=&CC=US&NR=2016170679A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_G_HzTqvgxJaD0rdi0a2uRIV3abpV1K1srcy-jzVoQpBuu4r9vEjrd0x5zB8clcLm75O5-AA-UWiktDFMp1AVLUAotVzKKC0W1tRSn9sJIBVpDODT7Sft1akwb8LnphRFzQn_EcERmUZTZeyXu69X_I5YraivXj9kHIy1f_LjjynV2jFk4jk3Z7Xa8aOSOiExIJ5nIw7Hg8Ukxlu2wXGmPBdKWSNveurwvZbXtVPwT2I-YvLI6hUZeSnBENthrEhyG9Ze3BAeiRpOuGbG2w_UZPE84AKHrjN8RiRIUhgkKhkEcOINgJh6dEIfT6KHI6XnId5JBjLwp8SLOOod734tJX2H6zP-2P08m28rrF9Asl2V-CUjVc80uKOazxtvUxFmeWirlQOd6oepP2hW0dkm63s2-gWO-5GVR2GxBs_r6zm-ZA66yO3Fuv60ig04
link.rule.ids 230,309,783,888,25577,76883
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_G_JhvOhU_pgaUvhWbdutWZEiXtlu17crWyubLaLMWBOmGq_jvm4RN97TXOzgugct95O5-AA-UthOat3Q5V-YsQcnVTE4pzmXFUBOcGPNWItAa_EAfxM2XSWtSgc_NLIzYE_ojliMyi6LM3kvxXi__i1iW6K1cPaYfjLR4dqKuJa2zY8zCcaxLVq9rh0NrSCRCuvFYCkaCxzfFtA2T5Up7LMjuiGTprcfnUpbbTsU5hv2QySvKE6hkRR1qZIO9VodDf_3lXYcD0aNJV4y4tsPVKTyNOQChZY6miIQx8v0YuYEbuabnvouiE-JwGn0Umn0bOWbsRcieEDvkrDO4d-yIDGSmz-zv-LN4vK28dg7VYlFkF4AULVONnGK-a7xJdZxmSVuhHOhcyxWto15CY5ekq93sO6gNIt-beW7weg1HnMVbpLDegGr59Z3dMGdcprfiDn8B_YKGPg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SECONDARY+CPU+MMU+INITIALIZATION+USING+PAGE+FAULT+EXCEPTION&rft.inventor=WARKENTIN+ANDREI&rft.inventor=TUCH+HARVEY&rft.date=2016-06-16&rft.externalDBID=A1&rft.externalDocID=US2016170679A1