MASK OVERLAY CONTROL
In some embodiments, a mask patterning system includes an electronic memory configured to store an integrated circuit mask layout. A computation tool determines a number of radiation shots to be used to write the integrated circuit mask layout to a physical mask. The computation tool also determines...
Saved in:
Main Authors | , , , , |
---|---|
Format | Patent |
Language | English |
Published |
13.08.2015
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | In some embodiments, a mask patterning system includes an electronic memory configured to store an integrated circuit mask layout. A computation tool determines a number of radiation shots to be used to write the integrated circuit mask layout to a physical mask. The computation tool also determines a scaling factor which accounts for expected thermal expansion of the physical mask due to the number of radiation shots used in writing the integrated circuit mask layout to the physical mask. An ebeam or laser writing tool writes the integrated circuit mask layout to the physical mask based on the scaling factor and by using the number of radiation shots. |
---|---|
Bibliography: | Application Number: US201514696596 |