Method and Circuit for Controlled Gain Reduction of a Gain Stage

The present document relates to multi-stage amplifiers, such as linear regulators or linear voltage regulators (e.g. low-dropout regulators) configured to provide a constant output voltage subject to load transients. A multi-stage amplifier is described. The multi-stage amplifier comprises a first a...

Full description

Saved in:
Bibliographic Details
Main Author KRONMUELLER FRANK
Format Patent
LanguageEnglish
Published 15.01.2015
Subjects
AMPLIFIERS
BASIC ELECTRONIC CIRCUITRY
CONTROL OF AMPLIFICATION
ELECTRICITY
Online AccessGet full text

Cover

More Information
Summary:The present document relates to multi-stage amplifiers, such as linear regulators or linear voltage regulators (e.g. low-dropout regulators) configured to provide a constant output voltage subject to load transients. A multi-stage amplifier is described. The multi-stage amplifier comprises a first amplification stage configured to provide a stage output voltage at a stage output node. Furthermore, the amplifier comprises an intermediate amplification stage comprising an amplifier current source configured to provide an amplifier current and an amplifier transistor arranged in series with the amplifier current source. A gate of the amplifier transistor is coupled to the stage output node of the first amplification stage. The intermediate amplification stage is configured to provide an amplified or attenuated stage output voltage at a midpoint between the amplifier current source and the amplifier transistor.
Bibliography:Application Number: US201414191634