METHODS AND APPARATUS TO COMPILE INSTRUCTIONS FOR A VECTOR OF INSTRUCTION POINTERS PROCESSOR ARCHITECTURE

• Main Authors: MASLENNIKOV DMITRY M, RODCHENKO ANDREY, MATVEYEV PAVEL G, SHURYGIN BORIS V, SCHERBININ SERGEY P, CHUDNOVETS ANDREY, ZAKIROV MARAT, ASTIGEYEVICH YEVGENIY M
• Format: Patent
• Language: English
• Published: 18.09.2014
• Subjects: CALCULATING; COMPUTING; COUNTING; ELECTRIC DIGITAL DATA PROCESSING; PHYSICS

Methods, apparatus, systems, and articles of manufacture to compile instructions for a vector of instruction pointers (VIP) processor architecture are disclosed. An example method includes identifying a predicate dependency between a first compiled instruction and a second compiled instruction at a control flow join point, the second compiled instruction having different speculative assumptions corresponding to how the second compiled instruction will be executed based on an outcome of the first compiled instruction. A first strand is organized to execute a first instance of the second compiled instruction corresponding to a first one of the speculative assumptions, and a second strand to execute a second instance of the second compiled instruction corresponding to a second one of the speculative assumptions which is opposite to the first one of the speculative assumptions. The first instance of the second compiled instruction and the second instance of the second compiled instruction are executed in an asynchronous manner relative to each other and to the first compiled instruction.