METHOD OF MANUFACTURING A NON-VOLATILE MEMORY

The disclosure relates to a method of manufacturing vertical gate transistors in a semiconductor substrate, comprising implanting, in the depth of the substrate, a doped isolation layer, to form a source region of the transistors; forming, in the substrate, parallel trench isolations and second tren...

Full description

Saved in:
Bibliographic Details
Main Authors NIEL STEPHAN, REGNIER ARNAUD, LA ROSA FRANCESCO, DALLE-HOUILLIEZ HÉLÈNE
Format Patent
LanguageEnglish
Published 10.07.2014
Subjects
ELECTRICITY
Online AccessGet full text

Cover

More Information
Summary:The disclosure relates to a method of manufacturing vertical gate transistors in a semiconductor substrate, comprising implanting, in the depth of the substrate, a doped isolation layer, to form a source region of the transistors; forming, in the substrate, parallel trench isolations and second trenches perpendicular to the trench isolations, reaching the isolation layer, and isolated from the substrate by a first dielectric layer; depositing a first conductive layer on the surface of the substrate and in the second trenches; etching the first conductive layer to form the vertical gates of the transistors, and vertical gate connection pads between the extremity of the vertical gates and an edge of the substrate, while keeping a continuity zone in the first conductive layer between each connection pad and a vertical gate; and implanting doped regions on each side of the second trenches, to form drain regions of the transistors.
Bibliography:Application Number: US201414148257