SYSTEMS, PROCESSES AND INTEGRATED CIRCUITS FOR RATE AND/OR DIVERSITY ADAPTATION FOR PACKET COMMUNICATIONS
An IC processor circuit has an interface for a microphone and a packet switched network. A memory holds bits for converting audible speech from the microphone into digital data in each of successive frames. For each frame the converting includes forming LPC data, LTP lag data, parity check data, ada...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
15.05.2014
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | An IC processor circuit has an interface for a microphone and a packet switched network. A memory holds bits for converting audible speech from the microphone into digital data in each of successive frames. For each frame the converting includes forming LPC data, LTP lag data, parity check data, adaptive and fixed codebook gain data, and fixed codebook pulse data. The digital data representing the audible speech for the frames is placed into sequential packets, with each packet having a primary stage and a secondary stage. The placing includes arranging data from a first frame of speech in the primary stage of a first packet and arranging data from the first frame of speech in the secondary stage of a second packet, which follows the first packet. The data in the secondary stage includes only LPC data, LTP lag data, parity check data, and adaptive and fixed codebook gain data. |
---|---|
AbstractList | An IC processor circuit has an interface for a microphone and a packet switched network. A memory holds bits for converting audible speech from the microphone into digital data in each of successive frames. For each frame the converting includes forming LPC data, LTP lag data, parity check data, adaptive and fixed codebook gain data, and fixed codebook pulse data. The digital data representing the audible speech for the frames is placed into sequential packets, with each packet having a primary stage and a secondary stage. The placing includes arranging data from a first frame of speech in the primary stage of a first packet and arranging data from the first frame of speech in the secondary stage of a second packet, which follows the first packet. The data in the secondary stage includes only LPC data, LTP lag data, parity check data, and adaptive and fixed codebook gain data. |
Author | MCCREE ALAN V ANANDAKUMAR KRISHNASAMY |
Author_xml | – fullname: MCCREE ALAN V – fullname: ANANDAKUMAR KRISHNASAMY |
BookMark | eNqNys0KwjAQBOAc9ODfOyx4VbRWxWtIthqkScluhZ5KkQiCtIX6_miLD-BphplvKkZ1U4eJeFJBjCmtIPNOIRESSKvBWMazl4walPEqN0yQOA_91IPNt2tzQ0-GC5BaZizZODugTKorMiiXprk1ajhoLsaP6tWFxS9nYpkgq8s6tE0Zura6hzq8y5x222gfxYft8SSj-D_1AbpaON8 |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
ExternalDocumentID | US2014135068A1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US2014135068A13 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 15:27:03 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US2014135068A13 |
Notes | Application Number: US201414160184 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140515&DB=EPODOC&CC=US&NR=2014135068A1 |
ParticipantIDs | epo_espacenet_US2014135068A1 |
PublicationCentury | 2000 |
PublicationDate | 20140515 |
PublicationDateYYYYMMDD | 2014-05-15 |
PublicationDate_xml | – month: 05 year: 2014 text: 20140515 day: 15 |
PublicationDecade | 2010 |
PublicationYear | 2014 |
RelatedCompanies | TEXAS INSTRUMENTS INCORPORATED |
RelatedCompanies_xml | – name: TEXAS INSTRUMENTS INCORPORATED |
Score | 2.9419746 |
Snippet | An IC processor circuit has an interface for a microphone and a packet switched network. A memory holds bits for converting audible speech from the microphone... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | ACOUSTICS ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY MULTIPLEX COMMUNICATION MUSICAL INSTRUMENTS PHYSICS SPEECH ANALYSIS OR SYNTHESIS SPEECH OR AUDIO CODING OR DECODING SPEECH OR VOICE PROCESSING SPEECH RECOGNITION TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION WIRELESS COMMUNICATIONS NETWORKS |
Title | SYSTEMS, PROCESSES AND INTEGRATED CIRCUITS FOR RATE AND/OR DIVERSITY ADAPTATION FOR PACKET COMMUNICATIONS |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140515&DB=EPODOC&locale=&CC=US&NR=2014135068A1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3da8IwEA_iPt82t7EPNwIbfVrR2ja4Bxk1rbMbtaVpRZ-kjRGEUWV27N_fJdTNJ9-aSwjNwd3ll9z9gtCTseCZvcgy3RIW0a2O9IMkJzrp5lxIgCAWKkF2RIap9T6xJzX0ua2FUTyhP4ocESyKg72Xyl-v_w-xXJVbuWnlSxCtXgdJz9UqdAxoAeKz5vZ7XhS6IdUo7aVMG8WqzzDtNuk6gJUO5EZaMu17476sS1nvBpXBGTqMYL6iPEc1UTTQCd2-vdZAx0F15d1ARypHk29AWNnh5gIt2ZQlXsCecRSHFHToMeyMXCwJbt9iB7wRpn5MUz9hGGAeliI5oAXfrj_2YuYnU-y4TpSoMyo1KHLoh5dgGgYBoMKqwPgSPQ68hA51-PvZn7JmKdtdqnmF6sWqENcIE0nUknHTyExizXPetQQ35pZ4sefCbmf8BjX3zXS7v_sOncqmvFc37Caql1_f4h7CdZk_KC3_AkECkF0 |
link.rule.ids | 230,309,786,891,25594,76904 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEG8IfuCbosYP1CaaPbnA3FbxgZjRDZmwj6wdgSeylZKQGCAy479v20zlibfmrmnaS-4uv_buVwAejDnL7HmW6Ra3kG49yTiIcqSjds64BAh8rgpkQ9RPrfexPa6Aj99eGMUT-q3IEYVHMeHvhYrX6_9LLFfVVm6a-UKIVq892nG1Eh0LtCDys-Z2O14cuRHWMO6kRAsTpTNMu4XajsBKe88CFEqmfW_UlX0p6-2k0jsG-7FYb1mcgApf1kEN__69VgeHQfnkXQcHqkaTbYSw9MPNKViQCaFeQB5hnERY2NAj0AldKAlu3xJHRCOI_QSnPiVQwDwoRXJCU4xdf-QlxKcT6LhOTNUdlZoUO3jgUYijIBCosGwwPgP3PY_ivi52P_0z1jQl20c1z0F1uVryCwCRJGrJmGlkJrJmOWtbnBkzi7_YM263MnYJGrtWutqtvgO1Pg2G06EfDq7BkVTJN3bDboBq8fnFb0TqLvJbZfEfKASTSA |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SYSTEMS%2C+PROCESSES+AND+INTEGRATED+CIRCUITS+FOR+RATE+AND%2FOR+DIVERSITY+ADAPTATION+FOR+PACKET+COMMUNICATIONS&rft.inventor=MCCREE+ALAN+V&rft.inventor=ANANDAKUMAR+KRISHNASAMY&rft.date=2014-05-15&rft.externalDBID=A1&rft.externalDocID=US2014135068A1 |