UTILITY AND LIFETIME BASED CACHE REPLACEMENT POLICY

Embodiments of the invention describe an apparatus, system and method for utilizing a utility and lifetime based cached replacement policy as described herein. For processors having one or more processor cores and a cache memory accessible via the processor core(s), embodiments of the invention desc...

Full description

Saved in:
Bibliographic Details
Main Authors HYUSEINOVA NEVIN, CAI QIONG, OZDEMIR SERKAN, FALCON AYOSE J
Format Patent
LanguageEnglish
Published 27.03.2014
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:Embodiments of the invention describe an apparatus, system and method for utilizing a utility and lifetime based cached replacement policy as described herein. For processors having one or more processor cores and a cache memory accessible via the processor core(s), embodiments of the invention describe a cache controller to determine, for a plurality of cache blocks in the cache memory, an estimated utility and lifetime of the contents of each cache block, the utility of a cache block to indicate a likelihood of use its contents, the lifetime of a cache block to indicate a duration of use of its contents. Upon receiving a cache access request resulting in a cache miss, said cache controller may select one of the cache blocks to be replaced based, at least in part, on one of the estimated utility or estimated lifetime of the cache block.
Bibliography:Application Number: US201113992240