SENSE AMPLIFIER CIRCUITRY FOR RESISTIVE TYPE MEMORY

Example embodiments include a resistive type memory current sense amplifier circuit including differential output terminals, first and second input terminals, pre-charge transistors, and current modulating transistors coupled directly to the pre-charge transistors. The pre-charge configuration provi...

Full description

Saved in:
Bibliographic Details
Main Authors CHA SOOHO, ONG ADRIAN E, KIM CHAN-KYUNG, YOUN YONGSIK
Format Patent
LanguageEnglish
Published 05.12.2013
Subjects
Online AccessGet full text

Cover

Loading…
Abstract Example embodiments include a resistive type memory current sense amplifier circuit including differential output terminals, first and second input terminals, pre-charge transistors, and current modulating transistors coupled directly to the pre-charge transistors. The pre-charge configuration provides high peak currents to charge the bit line and reference line during a "ready" or "pre-charge" stage of operation of the current sense amplifier circuit. The current modulating transistors are configured to operate in a saturation region mode during at least a "set" or "amplification" stage. The current modulating transistors continuously average a bit line current and a reference line current during the "set" or "amplification" stage, thereby improving noise immunity of the circuit. During a "go" or "latch" stage of operation, a logical value "0" or "1" is latched at the differential output terminals based on positive feedback of a latch circuit.
AbstractList Example embodiments include a resistive type memory current sense amplifier circuit including differential output terminals, first and second input terminals, pre-charge transistors, and current modulating transistors coupled directly to the pre-charge transistors. The pre-charge configuration provides high peak currents to charge the bit line and reference line during a "ready" or "pre-charge" stage of operation of the current sense amplifier circuit. The current modulating transistors are configured to operate in a saturation region mode during at least a "set" or "amplification" stage. The current modulating transistors continuously average a bit line current and a reference line current during the "set" or "amplification" stage, thereby improving noise immunity of the circuit. During a "go" or "latch" stage of operation, a logical value "0" or "1" is latched at the differential output terminals based on positive feedback of a latch circuit.
Author CHA SOOHO
ONG ADRIAN E
YOUN YONGSIK
KIM CHAN-KYUNG
Author_xml – fullname: CHA SOOHO
– fullname: ONG ADRIAN E
– fullname: KIM CHAN-KYUNG
– fullname: YOUN YONGSIK
BookMark eNrjYmDJy89L5WQwDnb1C3ZVcPQN8PF083QNUnD2DHIO9QwJilRw8w9SCHIN9gwO8QxzVQiJDHBV8HX19Q-K5GFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgaGxsZGRoamJo6GxsSpAgBjyCoP
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US2013322154A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2013322154A13
IEDL.DBID EVB
IngestDate Fri Jul 19 13:57:19 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2013322154A13
Notes Application Number: US201213488432
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20131205&DB=EPODOC&CC=US&NR=2013322154A1
ParticipantIDs epo_espacenet_US2013322154A1
PublicationCentury 2000
PublicationDate 20131205
PublicationDateYYYYMMDD 2013-12-05
PublicationDate_xml – month: 12
  year: 2013
  text: 20131205
  day: 05
PublicationDecade 2010
PublicationYear 2013
RelatedCompanies CHA SOOHO
ONG ADRIAN E
YOUN YONGSIK
KIM CHAN-KYUNG
RelatedCompanies_xml – name: CHA SOOHO
– name: KIM CHAN-KYUNG
– name: ONG ADRIAN E
– name: YOUN YONGSIK
Score 2.9119442
Snippet Example embodiments include a resistive type memory current sense amplifier circuit including differential output terminals, first and second input terminals,...
SourceID epo
SourceType Open Access Repository
SubjectTerms INFORMATION STORAGE
PHYSICS
STATIC STORES
Title SENSE AMPLIFIER CIRCUITRY FOR RESISTIVE TYPE MEMORY
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20131205&DB=EPODOC&locale=&CC=US&NR=2013322154A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR1da8JALIj7fNvchtvcONjoW1ntl_ZBhl6veGPV0g-xT9LWFgajyuzY31966OaTj5dAyIXLJbnLB8Bz0dWXhaIWstk3C1nvKalsZUkiG1ay1E01R5tYFye7E3Mc6W9zY96Az10tjOgT-iOaI6JGZajvlbiv1_-PWLbIrdy8pB8IWr064cCWttFxV-uqiiHZowHzpvaUSpQOokCa-AKHZxcdhiHGSke1I1132mezUV2Xst43Ks4FHHtIr6wuoZGXLTiju9lrLTh1t1_eLTgROZrZBoFbPdxcgRawScDI0PXeucOZTyj3acRDPyYY1RGUKg9CPmMkjD1GXOZO_fganhwW0rGMfCz-tr2Ign2mtRtolqsybwPJNKOezJLkWaLrGBD0LSVNU2NZ9DLUNjW_hc4hSneH0fdwXi9FyobRgWb19Z0_oOGt0kchr1_aDoEn
link.rule.ids 230,309,786,891,25594,76906
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8JAEJ4QfOBNUeMDdRNNb42lL-BADGy3YZWWpg8CJ9KWNjExhUiNf9_pBpUT151kMjvZb2dmdx4AT3lbX-aKmstm18xlvaMkci-NY9noxUvdVDO0iVVxsuOao0h_nRmzGnz81sKIPqHfojkiIipFvJfivl7_P2JZIrdy85y849LqxQ77lrSNjttaW1UMyRr2mTexJlSitB8FkusLGp5ddBgGGCsddKr-vJXzNB1WdSnrXaNin8Khh_yK8gxqWdGEBv2dvdaEY2f75d2EI5GjmW5wcYvDzTloAXMDRgaON-Y2Zz6h3KcRD_05waiOoFZ5EPIpI-HcY8RhzsSfX8CjzUI6klGOxd-2F1GwK7R2CfViVWRXQFLNqCazxFka6zoGBN2ekiSJscw7KaJNza6htY_TzX7yAzRGoTNejLn7dgsnFUmkbxgtqJefX9kdGuEyuRe6-wENCIQU
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SENSE+AMPLIFIER+CIRCUITRY+FOR+RESISTIVE+TYPE+MEMORY&rft.inventor=CHA+SOOHO&rft.inventor=ONG+ADRIAN+E&rft.inventor=KIM+CHAN-KYUNG&rft.inventor=YOUN+YONGSIK&rft.date=2013-12-05&rft.externalDBID=A1&rft.externalDocID=US2013322154A1