PROCESSING DEVICE AND METHOD FOR CONTROLLING PROCESSING DEVICE

A processing device has an instruction buffer retaining one or more instructions obtained by an instruction fetch request, an instruction execution control unit decoding and executing an instruction, a branch prediction mechanism retaining one or more branch histories including a distance flag indic...

Full description

Saved in:
Bibliographic Details
Main Authors GOMYO NORIHITO, SUNAYAMA RYUICHI
Format Patent
LanguageEnglish
Published 27.06.2013
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A processing device has an instruction buffer retaining one or more instructions obtained by an instruction fetch request, an instruction execution control unit decoding and executing an instruction, a branch prediction mechanism retaining one or more branch histories including a distance flag indicating a difference between a branch instruction address and a branch destination instruction address and performing a branch prediction of an instruction, and an instruction fetch control unit issuing the instruction fetch request. When a branch prediction result is a branch taken and it is judged based on the distance flag that the instruction fetch request for the branch destination instruction address is included in the instruction fetch requests in a sequential direction which are issued until the branch prediction result is outputted, the control unit causes to output an instruction retained in the instruction buffer without issuing an instruction fetch request for the branch destination instruction address.
Bibliography:Application Number: US201213656994