Wafer Level Packaging Using a Lead-Frame
Wafer level packaging using a lead-frame. When used to package two or more chips, a final product having QFN package-like finish. The final product will also have a performance rivaling or exceeding that of a corresponding monolithic chip because of the very close connection of the two or more chips...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | English |
Published |
11.04.2013
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | Wafer level packaging using a lead-frame. When used to package two or more chips, a final product having QFN package-like finish. The final product will also have a performance rivaling or exceeding that of a corresponding monolithic chip because of the very close connection of the two or more chips and the ability to tailor the fabrication processing of each chip to only that required for the devices on that chip. The wafer level packaging can also be used to package monolithic chips, as well as chips having active devices on one chip and passive devices on a second chip. Various exemplary embodiments are disclosed. |
---|---|
Bibliography: | Application Number: US201213346443 |