EFFICIENT METHOD OF REPLICATING MEMORY DATA WITH VIRTUAL PORT SOLUTION

• Main Authors: DURAIRAJAN UMA, TAM KENWAY, LIU ZHEN
• Format: Patent
• Language: English
• Published: 01.03.2012
• Subjects: INFORMATION STORAGE; PHYSICS; STATIC STORES

A hardware arrangement for a memory bitcell, including a primary decoder for decoding a common memory address portion among a plurality of memory addresses, and a plurality of secondary decoders each for decoding an uncommon memory address portion of each of the plurality of memory addresses. The memory bitcell is configured to receive the decoded common memory address portion and output data from a memory entry corresponding to the decoded common memory address portion, and includes a single read port for outputting the data. The hardware arrangement includes a modified sense amplifier (SA) configured to receive the data output on the single read port, and directly receive the plurality of decoded uncommon memory address portions. The plurality of decoded uncommon memory address portions is used to determine whether to enable the modified SA. Data output from the memory bitcell is forwarded when the modified SA is enabled.