Silicon Chip Having Penetrative Connection Holes
Two circuit layout areas on two surfaces of a chip are connected. Holes in the chip are coordinated with a conductive paste to connect the two surfaces. Thus, fabrication is made easy and cost is reduced.
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
01.12.2011
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | Two circuit layout areas on two surfaces of a chip are connected. Holes in the chip are coordinated with a conductive paste to connect the two surfaces. Thus, fabrication is made easy and cost is reduced. |
---|---|
AbstractList | Two circuit layout areas on two surfaces of a chip are connected. Holes in the chip are coordinated with a conductive paste to connect the two surfaces. Thus, fabrication is made easy and cost is reduced. |
Author | LAI TUNG-SHENG CHU TSE MIN |
Author_xml | – fullname: LAI TUNG-SHENG – fullname: CHU TSE MIN |
BookMark | eNrjYmDJy89L5WQwCM7MyUzOz1NwzsgsUPBILMvMS1cISM1LLSlKLMksS1Vwzs_LS00uyQQq8cjPSS3mYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJySDN8aHBRgaGhkaWIORoaEycKgDjfy2l |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | US2011291291A1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US2011291291A13 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 12:34:32 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US2011291291A13 |
Notes | Application Number: US201113041669 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20111201&DB=EPODOC&CC=US&NR=2011291291A1 |
ParticipantIDs | epo_espacenet_US2011291291A1 |
PublicationCentury | 2000 |
PublicationDate | 20111201 |
PublicationDateYYYYMMDD | 2011-12-01 |
PublicationDate_xml | – month: 12 year: 2011 text: 20111201 day: 01 |
PublicationDecade | 2010 |
PublicationYear | 2011 |
RelatedCompanies | LAI TUNG-SHENG CHU TSE MIN MAO BANG ELECTRONIC CO., LTD |
RelatedCompanies_xml | – name: MAO BANG ELECTRONIC CO., LTD – name: CHU TSE MIN – name: LAI TUNG-SHENG |
Score | 2.8263497 |
Snippet | Two circuit layout areas on two surfaces of a chip are connected. Holes in the chip are coordinated with a conductive paste to connect the two surfaces. Thus,... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | Silicon Chip Having Penetrative Connection Holes |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20111201&DB=EPODOC&locale=&CC=US&NR=2011291291A1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFPVNp-LHlIDSt2I_0_ShiEtXirCt2FX2NtolYkHa4ir--yZx1T0NQggJXC6ByyX38QvA_ZvBuE8spnvc5LrDONMJJlh37BVnhcUNN5ce3ckUx5nzvHAXPfjocmEUTui3AkcUErUS8t6q87r5N2KFKrZy_VCUoqt-jOZBqLHO3GeKSgtHwTiZhTOqURpkqTZ9UWOWL8uTeCvtiYu0p55tryOZl9JsK5XoGPYTQa9qT6DHqwEc0u7vtQEcTDYub9HcSN_6FIy0FNzVFaLvZYPiXNoCUCKZ_4XvRipqRSUqoFgCNZ3BXTSe01gXUy__VrrM0m0-7XPoV3XFLwB5DHOJ_uVaDMts0tz0iZMT27FWmBEbX8JwF6Wr3cPXcKRMpSpKYwj99vOL3whd2xa3aot-AMFygTM |
link.rule.ids | 230,309,783,888,25577,76883 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFOebTsWPqQWlb8Wu7bL0oYhrV6quXbGt7G20TcSCtMVV_PdN4qp7GoQQErhcApdL7uMXgNs3lVATa0QZ0yFVDEKJghFGiqHnlGQaVUcp9-j6AfIS42kxWnTgo82FETih3wIckUlUzuS9Eed1_W_EckRs5eouK1hXde_GliOT1tw3ZJXsTKxpOHfmtmzbVhLJwYsY00xeHthbaYddsrF4LL1OeF5KvalU3APYDRm9sjmEDi370LPbv9f6sOevXd6suZa-1RGoUcG4q0rJfi9qyUu5LUAKOfO_8N2SiFoRiQqSx4GajuHGnca2p7Cpl38rXSbRJp_6CXTLqqSnII0Johz9a6QRxLNJ06GJjRTrhpYjgnV0BoNtlM63D19Dz4v92XL2GDxfwL4wm4qIjQF0m88vesn0bpNdie36Afi4hCM |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Silicon+Chip+Having+Penetrative+Connection+Holes&rft.inventor=LAI+TUNG-SHENG&rft.inventor=CHU+TSE+MIN&rft.date=2011-12-01&rft.externalDBID=A1&rft.externalDocID=US2011291291A1 |