Techniques for Pattern Process Tuning and Design Optimization for Maximizing Process-Sensitive Circuit Yields
Techniques for improving circuit design and production are provided. In one aspect, a method for virtual fabrication of a process-sensitive circuit is provided. The method comprises the following steps. Based on a physical layout diagram of the circuit, a virtual representation of the fabricated cir...
Saved in:
Main Authors | , , , , , , , |
---|---|
Format | Patent |
Language | English |
Published |
14.07.2011
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | Techniques for improving circuit design and production are provided. In one aspect, a method for virtual fabrication of a process-sensitive circuit is provided. The method comprises the following steps. Based on a physical layout diagram of the circuit, a virtual representation of the fabricated circuit is obtained that accounts for one or more variations that can occur during a circuit production process. A quality-based metric is used to project a production yield for the virtual representation of the fabricated circuit. The physical layout diagram and/or the production process are modified. The obtaining, using and modifying steps are repeated until a desired projected production yield is attained. |
---|---|
AbstractList | Techniques for improving circuit design and production are provided. In one aspect, a method for virtual fabrication of a process-sensitive circuit is provided. The method comprises the following steps. Based on a physical layout diagram of the circuit, a virtual representation of the fabricated circuit is obtained that accounts for one or more variations that can occur during a circuit production process. A quality-based metric is used to project a production yield for the virtual representation of the fabricated circuit. The physical layout diagram and/or the production process are modified. The obtaining, using and modifying steps are repeated until a desired projected production yield is attained. |
Author | LEE JIN-FUW SINGH RAMA NAND KIM KEUNWOO KANJ ROUWAIDA HENG FOOK-LUEN MUKHOPADHYAY SAIBAL CHUANG CHING-TE K NASSIF SANI RICHARD |
Author_xml | – fullname: SINGH RAMA NAND – fullname: KANJ ROUWAIDA – fullname: KIM KEUNWOO – fullname: MUKHOPADHYAY SAIBAL – fullname: HENG FOOK-LUEN – fullname: LEE JIN-FUW – fullname: NASSIF SANI RICHARD – fullname: CHUANG CHING-TE K |
BookMark | eNqNi00LgkAQQD3Uoa__MNBZaJPwHFZ0iQTt0EmWdbQBnbWdNaJfH4Y_oNODx3vzYMKWcRa0OZoH07NHgco6SLX36BhSZw2KQN4zcQ2aSzigUM1w7Ty19NGeLP-Wi34PYsjGK8yQhTy9EBJypicPd8KmlGUwrXQjuBq5CNanY56cQ-xsgdJpg4y-uGXbjVIqjnZxvFfRf9UX-QlFFw |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
ExternalDocumentID | US2011173577A1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US2011173577A13 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 12:32:12 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US2011173577A13 |
Notes | Application Number: US20080024390 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110714&DB=EPODOC&CC=US&NR=2011173577A1 |
ParticipantIDs | epo_espacenet_US2011173577A1 |
PublicationCentury | 2000 |
PublicationDate | 20110714 |
PublicationDateYYYYMMDD | 2011-07-14 |
PublicationDate_xml | – month: 07 year: 2011 text: 20110714 day: 14 |
PublicationDecade | 2010 |
PublicationYear | 2011 |
RelatedCompanies | INTERNATIONAL BUSINESS MACHINES CORPORATION |
RelatedCompanies_xml | – name: INTERNATIONAL BUSINESS MACHINES CORPORATION |
Score | 2.8196125 |
Snippet | Techniques for improving circuit design and production are provided. In one aspect, a method for virtual fabrication of a process-sensitive circuit is... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
Title | Techniques for Pattern Process Tuning and Design Optimization for Maximizing Process-Sensitive Circuit Yields |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110714&DB=EPODOC&locale=&CC=US&NR=2011173577A1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1JS8NAFH6Uut60Ki5VBpTcgraZJM0hiM1CEdIWm0g9lSSTQMCmpUnQn--bMdGeen2zwAy8db7vDcCDqvRDqg-oTLVQxQQlZbKBYSkaQ6OnRIMo7T9xorA31kYBfZ2r8xZ8NlwY0Sf0SzRHRI2KUd9LYa_X_0UsW2Ari8coQ9Hq2fVNW2JNuY_zcSR7aDrTiT2xJMsyg5k0fhNjPV1Rdf0Fc6U9HkjzTvvO-5DzUtbbTsU9gf0p7peXp9BK8g4cWc3fax049Oon7w4cCIxmXKCw1sPiDJZ-03q1IBh1kqnokpmTGvZP_IqXO0iYM2ILiAaZoGlY1pxLscQLv7mAT6tXyTMOZufmj1jZJq6yknxwfFtxDveu41sjGU-w-LuwRTDbPq5yAe18lSeXQFjMwn5sUI1RTIkT1UhShTEtZejIE4OxK-ju2ul69_ANHP9WXHW5R7vQLjdVcosuu4zuxE3_AL6PnB8 |
link.rule.ids | 230,309,786,891,25594,76904 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1NT4NAEJ009aPetGr8qLqJhhvRwgLl0BgLbaqWQiw19dQAC0kTS5tCoz_f2RW0p15n2U12k5nZGd57C3CnqUpAjRaVqR5oWKAkTDbxWorB0GyqYStMlAdOFHaGen9MXybapAKfJRdG6IR-CXFE9KgI_T0X8Xr538SyBbYyuw9naFo89vy2LbGy3cf5OJLdaXc913YtybLa45E0fBNjTUPVDOMJa6UdA4tCrrTffe9wXspyM6n0DmHXw_XS_AgqcVqHmlW-vVaHfaf45V2HPYHRjDI0Fn6YHcPcL6VXM4K3TuIJlcyUFLB_4q95u4MEKSO2gGgQF0PDvOBciilO8M0N_LNiljziYHYe_og1W0XrWU4-OL4tO4HbXte3-jLuYPp3YNPxaHO76ilU00UanwFhEQuUyKQ6o1gSx5oZJypjesIwkccmY-fQ2LbSxfbhG6j1fWcwHTwPXy_h4Lf7ashN2oBqvlrHV5i-8_BanPoPMtSfCg |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Techniques+for+Pattern+Process+Tuning+and+Design+Optimization+for+Maximizing+Process-Sensitive+Circuit+Yields&rft.inventor=SINGH+RAMA+NAND&rft.inventor=KANJ+ROUWAIDA&rft.inventor=KIM+KEUNWOO&rft.inventor=MUKHOPADHYAY+SAIBAL&rft.inventor=HENG+FOOK-LUEN&rft.inventor=LEE+JIN-FUW&rft.inventor=NASSIF+SANI+RICHARD&rft.inventor=CHUANG+CHING-TE+K&rft.date=2011-07-14&rft.externalDBID=A1&rft.externalDocID=US2011173577A1 |